


INA351 具有集成基准缓冲器、成本和尺寸经优化的低功耗 1.8V 至 5.5V 可选增益仪表放大器

1 特性

- 专为尺寸、成本和功耗敏感型应用而设计
- 具有集成基准缓冲器的可选增益选项
 - $G = 10$ 或 $G = 20$ (INA351ABS)
 - $G = 30$ 或 $G = 50$ (INA351CDS)
- 节省空间的超小型封装选项
 - 10 引脚 X2QFN (RUG) - 3mm^2
 - 8 引脚 WSON (DSG) - 4mm^2
 - 8 引脚 SOT23-THN (DDF) - 4.64mm^2
- 针对 10 位至 14 位系统的优化性能
 - CMRR: 所有增益均为 95dB (典型值)
 - 失调电压: 所有增益均为 0.2mV (典型值)
 - 增益误差 (典型值):
 - $G = 10$ 、 $G = 50$ 时为 0.015%
 - $G = 20$ 、 $G = 30$ 时为 0.020%
- 带宽: $G = 10$ 时为 100kHz (典型值)
- 驱动 500pF, 过冲小于 20% (典型值)
- 优化的静态电流: 110 μ A (典型值)
- 适用于功耗敏感型应用的关断选项
- 电源电压范围: 1.8V ($\pm 0.9\text{V}$) 至 5.5V ($\pm 2.75\text{V}$)
- 额定温度范围: -40°C 至 125°C

2 应用

- 桥接网络传感
- 差分至单端转换
- 称重计
- 模拟输入模块
- 流量变送器
- 可穿戴健身和活动监测仪
- 血糖监测仪
- 压力和温度传感



注意: INA351ABS 使用 90k Ω , INA351CDS 使用 145k Ω

简化版内部原理图

3 说明

INA351 是一款具有集成基准缓冲器的可选增益仪表放大器, 可在采用小型封装的 INA351ABS 和 INA351CDS 型号中提供四种增益选项。INA351ABS 具有 10 或 20 的增益选项, INA351CDS 具有 30 或 50 的增益选项。可以通过切换增益选择 (GS) 引脚来选择这些增益选项。INA351 是桥式感应以及差分至单端转换应用的理想选择。

INA351 采用精密匹配的集成电阻器构建而成, 无需使用精密或高度匹配的外部电阻器, 从而节省了 BOM 成本、贴片机器处理成本和布板空间。INA351 可直接连接到低速 10 位至 14 位模数转换器 (ADC), 非常适合替换使用普通放大器和分立式电阻器构建的仪表放大器的分立式实现方案。

INA351 的设计采用三放大器架构, 能够更好地提供性能。该器件在所有增益选项下可实现 86dB 的最小 CMRR 和 0.1% 精度的最大增益误差, 以及 1.3mV 的最大失调电压, 而仅消耗 135 μ A 的最大静态电流。INA351 有一个集成关断选项, 可在空闲时关闭放大器, 从而在电池供电应用中进一步节省电能。

封装信息

器件型号 ⁽¹⁾	封装 ⁽²⁾	封装尺寸 ⁽³⁾
INA351ABS	DSG (WSON , 8)	2mm × 2mm
	DDF (SOT-23 , 8)	1.6mm × 2.9mm
	RUG (X2QFN , 10)	1.5mm × 2mm
INA351CDS	DSG (WSON , 8)	2mm × 2mm
	DDF (SOT-23 , 8)	1.6mm × 2.9mm
	RUG (X2QFN , 10)	1.5mm × 2mm

- (1) 请参阅节 4
- (2) 有关更多信息, 请参阅节 11。
- (3) 封装尺寸 (长 × 宽) 为标称值, 并包括引脚 (如适用)。



Table of Contents

1 特性	1	8 Application and Implementation	28
2 应用	1	8.1 Application Information.....	28
3 说明	1	8.2 Typical Applications.....	30
4 Device Comparison Table	3	8.3 Power Supply Recommendations.....	32
5 Pin Configuration and Functions	3	8.4 Layout.....	33
6 Specifications	5	9 Device and Documentation Support	35
6.1 Absolute Maximum Ratings.....	5	9.1 Device Support.....	35
6.2 ESD Ratings	5	9.2 Documentation Support.....	35
6.3 Recommended Operating Conditions.....	5	9.3 接收文档更新通知.....	35
6.4 Thermal Information.....	5	9.4 支持资源.....	35
6.5 Electrical Characteristics.....	6	9.5 Trademarks.....	35
6.6 Typical Characteristics.....	8	9.6 静电放电警告.....	35
7 Detailed Description	22	9.7 术语表.....	35
7.1 Overview.....	22	10 Revision History	35
7.2 Functional Block Diagram.....	22	11 Mechanical, Packaging, and Orderable	
7.3 Feature Description.....	23	Information	36
7.4 Device Functional Modes.....	27		

4 Device Comparison Table

DEVICE	NO. OF CHANNELS	PACKAGE LEADS		
		SOT-23-8 DDF	WSO _N DSG	X2QFN RUG
INA351ABS	1	8	8	8
INA351CDS	1	8	8	8

5 Pin Configuration and Functions





图 5-1. DDF Package,
8-Pin SOT-23
(Top View)



Note: Connect Thermal Pad to (V-)

图 5-2. DSG Package,
8-Pin WSON With Exposed Thermal Pad
(Top View)

表 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
IN -	2	I	Negative (inverting) input
IN+	3	O	Positive (noninverting) input
OUT	6	—	Output
REF	5	—	Reference input. This pin internally connects to a reference buffer amplifier in G = 1, unity gain follower configuration.
GS	1	I	Gain select - logic low (G = 10 for INA351ABS and G = 30 for INA351CDS) Gain select - logic high (G = 20 for INA351ABS and G = 50 for INA351CDS) Gain select - no connect (G = 20 for INA351ABS and G = 50 for INA351CDS)
SHDN	8	I	Shutdown - logic high (device enabled) Shutdown - logic low (device disabled) Shutdown - no connect (device enabled)
V -	4	—	Negative supply
V+	7	—	Positive supply

(1) I = input, O = output




图 5-3. RUG Package,
10-Pin X2QFN
(Top View)

表 5-2. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
IN -	2	I	Negative (inverting) input
IN+	3	O	Positive (noninverting) input
OUT	7	—	Output
REF	6	—	Reference input. This pin internally connects to a reference buffer amplifier in G = 1, unity gain follower configuration.
GS	1	I	Gain select - logic low (G = 10 for INA351ABS and G = 30 for INA351CDS) Gain select - logic high (G = 20 for INA351ABS and G = 50 for INA351CDS) Gain select - no connect (G = 20 for INA351ABS and G = 50 for INA351CDS)
SHDN	9	I	Shutdown - logic high (device enabled) Shutdown - logic low (device disabled) Shutdown - no connect (device enabled)
V -	4	—	Negative supply
V+	8	—	Positive supply
NC	5, 10	—	No connect

(1) I = input, O = output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$		0	6	V
Signal input pins	Common mode voltage ⁽²⁾	$(V-) - 0.5$	$(V+) + 0.5$	V
	Differential voltage ⁽³⁾		$V_S + 0.2$	V
	Current ⁽²⁾	- 10	10	mA
Output short-circuit ⁽⁴⁾		Continuous		
Operating Temperature, T_A		- 55	150	°C
Junction Temperature, T_J			150	
Storage Temperature, T_{stg}		- 65	150	

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less
- (3) Differential input voltages greater than 0.5 V applied continuously can result in a shift to the input offset voltage above the maximum specification of this parameter. The magnitude of this effect increases as the ambient operating temperature rises.
- (4) Short-circuit to $V_S / 2$.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage $V_S = (V+) - (V-)$	Single-supply	1.8	5.5	V
	Dual-supply	±0.9	±2.75	
Input Voltage Range		$(V-) -$	$(V+) +$	V
Specified temperature		- 40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		INA351ABS, INA351CDS			UNIT
		DDF (SOT-23-THN)	DSG (WSON)	RUG (X2QFN)	
		8 PINS	8 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	172.1	80.3	174.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	90.1	100.4	63.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	88.2	46.4	99.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	7.3	5.3	1.3	°C/W
ψ_{JB}	Junction-to-board characterization parameter	88.0	46.4	99.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	21.9	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

6.5 Electrical Characteristics

For $V_S = (V_+) - (V_-) = 1.8\text{ V to }5.5\text{ V}$ ($\pm 0.9\text{ V to } \pm 2.75\text{ V}$) at $T_A = 25^\circ\text{C}$, $V_{REF} = V_S/2$, $G = 10$, $R_L = 10\text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S/2$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$ and $V_{OUT} = V_S/2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
INPUT							
V _{OSI}	Offset Voltage, RTI ⁽¹⁾	V _S = 5.5 V, G = 10, 20, 30, 50	T _A = 25°C		±0.2	±1.3	mV
	Offset Voltage over T, RTI ⁽¹⁾	V _S = 5.5 V, G = 10, 20, 30, 50	T _A = - 40°C to 125°C			±1.4	mV
	Offset temp drift, RTI ⁽²⁾	V _S = 5.5 V, G = 10, 20, 30, 50	T _A = - 40°C to 125°C		±0.65		µV/°C
PSRR	Power-supply rejection ratio	G = 10, 20, 30, 50	T _A = 25°C		20	75	µV/V
Z _{IN-DM}	Differential Impedance				100 5		G Ω pF
Z _{IN-CM}	Common Mode Impedance				100 9		G Ω pF
V _{CM}	Input Stage Common Mode Range ⁽³⁾			(V -)		(V+)	V
CMRR DC	Common-mode rejection ratio, RTI	G = 10, 20, 30, 50, V _{CM} = (V -) + 0.1 V to (V+) - 1 V, High CMRR Region	V _S = 5.5 V, V _{REF} = V _S /2	86	95		dB
		G = 10, 20, 30, 50, V _{CM} = (V -) + 0.1 V to (V+) - 1 V, High CMRR Region	V _S = 3.3 V, V _{REF} = V _S /2		94		
		G = 10, 20, 30, 50, V _{CM} = (V -) + 0.1 V to (V+) - 0.1 V	V _S = 5.5 V, V _{REF} = V _S /2	62	75		
BIAS CURRENT							
I _B	Input bias current	V _{CM} = V _S / 2			±0.65		pA
I _{OS}	Input offset current	V _{CM} = V _S / 2			±0.25		pA
NOISE VOLTAGE							
e _{NI}	Input referred voltage noise density ⁽⁵⁾	G = 10, 20, 30, 50	f = 1 kHz		36		nV/ √ Hz
		G = 10, 20, 30, 50	f = 10 kHz		35		
E _{NI}	Input referred voltage noise ⁽⁵⁾	G = 10, f _B = 0.1 Hz to 10 Hz			3.2		µV _{PP}
i _n	Input current noise	f = 1 kHz			22		fA/ √ Hz
GAIN							
GE	Gain error ⁽⁴⁾	G = 10, V _{REF} = V _S /2	V _O = (V -) + 0.1 V to (V+) - 0.1V		±0.015	±0.10	%
		G = 20, V _{REF} = V _S /2			±0.020	±0.10	
	Gain error ⁽⁴⁾	G = 30, V _{REF} = V _S /2			±0.020	±0.10	
		G = 50, V _{REF} = V _S /2			±0.015	±0.10	
OUTPUT							
V _{OH}	Positive rail headroom	R _L = 10 kΩ to V _S /2			15	30	mV
V _{OL}	Negative rail headroom	R _L = 10 kΩ to V _S /2			15	30	mV
C _L Drive	Load capacitance drive	V _O = 100 mV step, Overshoot < 20%			500		pF
Z _O	Closed-loop output impedance	f = 10 kHz			51		Ω
I _{SC}	Short-circuit current	V _S = 5.5 V			±20		mA
FREQUENCY RESPONSE							
BW	Bandwidth, - 3 dB	G = 10	V _{IN} = 10 mV _{pk-pk}		100		kHz
		G = 20			50		
	Bandwidth, - 3 dB	G = 30			40		
		G = 50			25		
THD + N	Total harmonic distortion + noise	V _S = 5.5 V, V _{CM} = 2.75 V, V _O = 1 V _{RMS} , G = 10, R _L = 100 k Ω f = 1 kHz, 80-kHz measurement BW			0.035		%
EMIRR	Electro-magnetic interference rejection ratio	f = 1 GHz, V _{IN_EMIRR} = 100 mV			96		dB

6.5 Electrical Characteristics (续)

For $V_S = (V_+) - (V_-) = 1.8\text{ V to } 5.5\text{ V}$ ($\pm 0.9\text{ V to } \pm 2.75\text{ V}$) at $T_A = 25^\circ\text{C}$, $V_{REF} = V_S/2$, $G = 10$, $R_L = 10\text{ k}\Omega$ connected to $V_S/2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})]/2 = V_S/2$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$ and $V_{OUT} = V_S/2$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate	$V_S = 5\text{ V}$, $V_O = 2\text{ V}$ step, $G = 10, 20, 30, 50$		0.20		V/ μs
t_S	Settling time	$G = 10$, T_O 0.1%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		14		μs
		$G = 10$, T_O 0.01%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		24		
		$G = 20$, T_O 0.1%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		20		
		$G = 20$, T_O 0.01%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		30		
	Settling time	$G = 30$, T_O 0.1%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		30		
		$G = 30$, T_O 0.01%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		40		
		$G = 50$, T_O 0.1%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		45		
		$G = 50$, T_O 0.01%, $V_S = 5.5\text{ V}$, $V_{STEP} = 2\text{ V}$, $C_L = 10\text{ pF}$		55		
	Overload recovery	$V_{IN} = 1\text{ V}$, $G = 10$		8		μs
REFERENCE BUFFER						
REF - V_{IN}	Linear input voltage range	$V_S = 5.5\text{ V}$	$(V_-) + 0.1$		$(V_+) - 0.1$	V
REF - G	Reference gain to output			1		V/V
REF - GE	Reference gain error ⁽⁴⁾	$V_S = 5.5\text{ V}$		± 0.015	± 0.10	%
REF - Z_{IN}	Input impedance	$V_S = 5.5\text{ V}$		100 5		$\text{G}\Omega$ pF
REF - I_B	Reference pin bias current	$V_S = 5.5\text{ V}$		± 0.65		pA
POWER SUPPLY						
V_S	Power-supply voltage	Single-supply	1.7		5.5	V
		Dual-supply	± 0.85		± 2.75	
I_Q	Quiescent current	$V_{IN} = 0\text{ V}$		110	135	μA
		$T_A = -40^\circ\text{C to } 125^\circ\text{C}$			147	
I_{QSD}	Quiescent current per amplifier	All amplifiers disabled, $\overline{\text{SHDN}} = V_-$		0.85	1.5	μA
V_{IL}	Logic low threshold voltage (Gain Select)	$G = 10$ for INA351ABS, $G = 30$ for INA351CDS			$(V_-) + 0.2\text{ V}$	V
V_{IH}	Logic high threshold voltage (Gain Select)	$G = 20$ for INA351ABS, $G = 50$ for INA351CDS	$(V_-) + 1\text{ V}$			V
t_{ON}	Amplifier enable time (full shutdown) ⁽⁶⁾	$G = 10$, $V_{CM} = V_S/2$, $V_O = 0.9 \times V_S/2$, R_L connected to V_-		100		μs
t_{OFF}	Amplifier disable time ⁽⁶⁾	$G = 10$, $V_{CM} = V_S/2$, $V_O = 0.1 \times V_S/2$, R_L connected to V_-		5		μs
	$\overline{\text{SHDN}}$ pin input bias current (per pin)	$(V_+) \geq \overline{\text{SHDN}} \geq (V_-) + 1\text{ V}$		10		nA
	$\overline{\text{SHDN}}$ pin input bias current (per pin)	$(V_-) \leq \overline{\text{SHDN}} \leq (V_-) + 0.2\text{ V}$		175		nA

- (1) Total offset, referred-to-input (RTI): $V_{OS} = (V_{OSI}) + (V_{OSO}/G)$.
- (2) Offset drifts are uncorrelated. Input-referred offset drift is calculated using: $\Delta V_{OS(RTI)} = \sqrt{[\Delta V_{OSI}]^2 + (\Delta V_{OSO}/G)^2}$
- (3) Input common-mode voltage range of the just the input stage of the instrumentation amplifier. The entire INA351 input range depends on the combination input common-mode voltage, differential voltage, gain, reference voltage and power supply voltage. *Typical Characteristic* curves will be added with more information.
- (4) Minimum and Maximum values are specified by characterization.
- (5) Total RTI voltage noise is equal to: $e_{N(RTI)} = \sqrt{[e_{NI}]^2 + (e_{NO}/G)^2}$
- (6) Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the $\overline{\text{SHDN}}$ pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.

6.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-1. Typical Distribution of Input Referred Offset Voltage




图 6-2. Typical Distribution of Input Referred Offset Drift




图 6-3. Typical Distribution of Input Bias Current




图 6-4. Typical Distribution of Input Offset Current




图 6-5. Typical Distribution of Input Bias Current




图 6-6. Typical Distribution of Input Offset Current

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-7. Typical Distribution of CMRR




图 6-8. Typical Distribution of CMRR




图 6-9. Typical Distribution of CMRR




图 6-10. Typical Distribution of CMRR

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-11. Typical Distribution of Gain Error




图 6-12. Typical Distribution of Gain Error




图 6-13. Typical Distribution of Gain Error




图 6-14. Typical Distribution of Gain Error

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-15. Input Referred Offset Voltage vs Temperature




图 6-16. Input Bias Current vs Temperature




图 6-17. Input Offset Current vs Temperature




图 6-18. Quiescent Current vs Temperature




图 6-19. Shutdown Quiescent Current vs Temperature




图 6-20. Short Circuit Current vs Temperature

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-21. Gain Error vs Temperature




图 6-22. CMRR vs Temperature




图 6-23. Input Referred Offset Voltage vs Input Common-Mode Voltage




图 6-24. Input Referred Offset Voltage vs Input Common-Mode Voltage




图 6-25. Input Bias Current vs Input Common-Mode Voltage





图 6-26. Input Offset Current vs Input Common-Mode Voltage


6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)



$V_+ = 2.75\text{ V}$ and $V_- = -2.75\text{ V}$

图 6-27. Quiescent Current vs Input Common-Mode Voltage



$G = 10$

图 6-28. Input Referred Offset Voltage vs Supply Voltage




图 6-29. Quiescent Current vs Supply Voltage




图 6-30. Output Voltage vs Output Current (Sourcing)




图 6-31. Output Voltage vs Output Current (Sinking)




图 6-32. Closed-Loop Gain vs Frequency

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-33. CMRR (Referred to Input) vs Frequency




图 6-34. PSRR+ (Referred to Input) vs Frequency




图 6-35. PSRR- (Referred to Input) vs Frequency




图 6-36. Input Referred Voltage Noise Spectral Density




图 6-37. 0.1 Hz to 10 Hz Voltage Noise in Time Domain




图 6-38. Closed-Loop Output Impedance vs Frequency

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-39. Maximum Output Voltage vs Frequency




图 6-40. THD + N Frequency




图 6-41. THD + N Frequency




图 6-42. Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR+) vs Frequency




图 6-43. Small-Signal Overshoot vs Capacitive Load




图 6-44. Small-Signal Overshoot vs Capacitive Load

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-45. Small-Signal Overshoot vs Capacitive Load




图 6-46. Small-Signal Overshoot vs Capacitive Load




图 6-47. Large Signal Step Response





图 6-48. Large Signal Settling Time (Falling Edge)

6.6 Typical Characteristics (continued)


at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)



TR13

$V_+ = 2.75\text{ V}$ $V_- = -2.75\text{ V}$ $G = 10$ $V_{OUT} = 2 V_{PP}$


图 6-49. Large Signal Settling Time (Rising Edge)



TR06

$V_+ = 2.75\text{ V}$ $V_- = -2.75\text{ V}$ $G = 50$ $V_{OUT} = 2 V_{PP}$


图 6-50. Large Signal Step Response



TR07

$V_+ = 2.75\text{ V}$ $V_- = -2.75\text{ V}$ $G = 10$ $V_{OUT} = 0.1 V_{PP}$

图 6-51. Small-Signal Step Response



TR10

$V_+ = 2.75\text{ V}$ $V_- = -2.75\text{ V}$ $G = 50$ $V_{OUT} = 0.1 V_{PP}$

图 6-52. Small-Signal Step Response

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-53. Over-Load Recovery (Rising Edge)




图 6-54. Over-Load Recovery (Falling Edge)




图 6-55. No Phase Reversal




图 6-56. Enable Response

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-57. Disable Response




图 6-58. Input Common-Mode Voltage vs Output Voltage (High CMRR Region)




图 6-59. Input Common-Mode Voltage vs Output Voltage (High CMRR Region)




图 6-60. Input Common-Mode Voltage vs Output Voltage (High CMRR Region)

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-61. Input Common-Mode Voltage vs Output Voltage (High CMRR Region)




图 6-62. Input Common-Mode Voltage vs Output Voltage




图 6-63. Input Common-Mode Voltage vs Output Voltage




图 6-64. Input Common-Mode Voltage vs Output Voltage

6.6 Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = (V_+) - (V_-) = 5.5\text{ V}$, $V_{IN} = (V_{IN+}) - (V_{IN-}) = 0\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 10\text{ pF}$, $V_{REF} = V_S / 2$, $V_{CM} = [(V_{IN+}) + (V_{IN-})] / 2 = V_S / 2$, $V_{OUT} = V_S / 2$ and $G = 10$ (unless otherwise noted)




图 6-65. Input Common-Mode Voltage vs Output Voltage

7 Detailed Description


7.1 Overview

The INA351 is a selectable gain instrumentation amplifier with integrated reference buffer designed to provide an integrated, small size, cost-effective solution for applications employing general purpose INAs or discrete implementation of INAs using commodity amplifiers and resistors. The device incorporates a three op amp INA architecture integrating three operational amplifiers and seven precision matched integrated resistors. The INA351 is designed for 10-bit to 14-bit systems without any additional effort, but calibrating offset and gain error at a system level can further improve system resolution and accuracy, enabling use in precision applications.

One of the key features of the INA351 is that the device does not need any external resistors to set the gain. Often these external resistors require tighter tolerance and careful routing, which adds to system complexity and cost. The INA351 is offered in four gain options across two variants. The INA351ABS has two gain options of 10 and 20. The INA351CDS has two other gain options of 30 and 50. Gains can be selected by connecting the GS pin to logic high or logic low. Note that the GS pin can be left floating as well, as the pin is designed with an internal pull up to default to the same configuration as GS tied logic high.

The INA351 is designed for industrial applications leveraging pressure and temperature sensing via bridge-type sensor networks and load cells. The device can also be used in space-constrained applications such as patient monitoring, sleep diagnostics, electronic hospital beds, and blood glucose monitoring for voltage sensing and differential to single-ended conversion. The INA351 can enable these applications to reduce the overall size through the use of tiny packages, including a 2-mm × 1.5-mm X2QFN package and a 2-mm × 2-mm WSON package.

7.2 Functional Block Diagram



Note: 90 k Ω for INA351ABS and 145 k Ω for INA351CDS

Simplified Internal Schematic

7.3 Feature Description

7.3.1 Gain-Setting

方程式 1 is the gain equation for INA351ABS:

$$G = 1 + \frac{180\text{ k}\Omega}{R_G} \quad (1)$$

The value of the internal gain resistor R_G for INA351ABS can then be derived from the gain equation:

$$R_G = \frac{180\text{ k}\Omega}{G - 1} \quad (2)$$

Similarly, 方程式 3 is the gain equation for INA351CDS:

$$G = 1 + \frac{290\text{ k}\Omega}{R_G} \quad (3)$$

The value of the internal gain resistor R_G for INA351CDS can then be derived from the gain equation:

$$R_G = \frac{290\text{ k}\Omega}{G - 1} \quad (4)$$

表 7-1 provides how to choose different gain options across the INA351ABS and INA351CDS. The 60-k Ω , 90-k Ω , and 145-k Ω resistors mentioned are all typical values of the on-chip resistors.

表 7-1. Gain Selection Table

DEVICE	GAIN SELECT (GS)	SELECTED GAIN
INA351ABS	High or No Connect	20
	Low	10
INA351CDS	High or No Connect	50
	Low	30

7.3.1.1 Gain Error and Drift

Gain error in the INA351 is limited by the mismatch of the integrated precision resistors and is specified based on characterization results. Gain error of maximum 0.1% can be expected for all gains of 10, 20, 30 and 50. Gain drift in the INA351 is limited by the slight mismatch of the temperature coefficient of the integrated resistors. Since these integrated resistors are precision matched with low temperature coefficient resistors to begin with, the overall gain drift is much better in comparison to discrete implementation of the instrumentation amplifiers built using external resistors.

7.3.2 Input Common-Mode Voltage Range

The INA351 has two gain stages, the first stage has a common-mode gain of 1 and a differential gain set by the GS pin. The second stage is configured in a difference-amplifier configuration with differential gain of 1 and ideally rejects all of the input common mode completely. The second stage also provides a gain of 1 from REF pin to set the output common-mode voltage.

The linear input voltage range of the INA351, even for a rail-to-rail first stage, is dictated by both the signal swing at output of the first stage as well as the input common-mode voltage range output swing of the second stage. To maximize performance, it is critical to keep the INA351 within the linear range for a given combination of gain, reference, and input common-mode voltage for a particular input differential. Input common-mode voltage (V_{CM}) vs output voltage graphs (V_{OUT}) in this section show a particular reference voltage and gain configuration to outline the linear performance region of the INA351. A good common-mode rejection can be expected when operating within the limits of the V_{CM} vs V_{OUT} graph. Note that the INA351 linear input voltage cannot be close to or extend beyond the supply rails, as the output of the first stage is driven into saturation.

The common-mode range for the most common operating conditions is outlined as follows. 图 7-1 shows the region of operation where a minimum of 86 dB can be achieved. 图 7-2 has much wider region of operation with a lower minimum CMRR of 62 dB, because the input signal crosses over the transition region of the input pairs to achieve rail-to-rail operation. The common-mode range for other operating conditions is best calculated with the INA V_{CM} vs V_{OUT} tool located under the *Amplifiers and Comparators* section of the [Analog Engineer's Calculator](#) on ti.com. The INA351-HCM model can be specifically used for applications requiring high CMRR and corresponds to performance shown in 图 7-1. The INA351xxS model can be used for applications where the input common mode can be expected to vary rail-to-rail and the model corresponds to performance shown in 图 7-2 where CMRR drops to 62-dB minimum.




图 7-1. Input Common-Mode Voltage vs Output Voltage (High CMRR Region)




图 7-2. Input Common-Mode Voltage vs Output Voltage

7.3.3 EMI Rejection

The INA351 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the INA351 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. 图 7-3 shows the results of this testing on the INA351. 表 7-2 provides the EMIRR IN+ values for the INA351 at particular frequencies commonly encountered in real-world applications. The [EMI Rejection Ratio of Operational Amplifiers](#) application report contains detailed information on the topic of EMIRR performance relating to op amps and is available for download from [www.ti.com](#).




图 7-3. EMIRR Testing

表 7-2. INA351 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	92 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	96 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	100 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	108 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	106.5 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	105 dB

7.3.4 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier exhibits some amount of deviation from the ideal value, like an amplifier's input offset voltage. These deviations often follow *Gaussian (bell curve)*, or *normal* distributions, and circuit designers can leverage this information to guard band their system, even when there is not a minimum or maximum specification in the [Electrical Characteristics](#) table.




图 7-4. Ideal Gaussian Distribution

图 7-4 shows an example distribution, where μ , or *mu*, is the mean of the distribution, and where σ , or *sigma*, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from $\mu - \sigma$ to $\mu + \sigma$).

Depending on the specification, values listed in the *typical* column of the [Electrical Characteristics](#) table are represented in different ways. As a general rule, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ($\mu + \sigma$) to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, the INA351 typical input voltage offset is 200 μV , so 68.2% of all INA351 devices are expected to have an offset from -200 μV to +200 μV . At 4 σ ($\pm 800 \mu\text{V}$), 99.9937% of the distribution has an offset voltage less than $\pm 800 \mu\text{V}$, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

Specifications with a value in the minimum or maximum column are verified by TI, and units outside these limits are removed from production material. For example, the INA351 family has a maximum offset voltage of 1.3 mV at 25°C, and even though this corresponds to 6 σ (≈ 1 in 500 million units), which is extremely unlikely, TI verifies that any unit with larger offset than 1.3 mV are removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guard band for your application, and design worst-case conditions using this value. As stated earlier, the 6- σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and can be an option as a wide guard band to design a system around. In this case, the INA351 family does not have a maximum or minimum for offset voltage drift, but based on 图 6-2 and the typical value of 0.65 $\mu\text{V}/^\circ\text{C}$ in the [Electrical Characteristics](#) table, the 6- σ value for offset voltage drift can be calculated to 3.9 $\mu\text{V}/^\circ\text{C}$. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset drift without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot verify the performance of a device. This information must be used only to estimate the performance of a device.

7.3.5 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and the relevance to an electrical overstress event is helpful. 图 7-5 shows the ESD circuits contained in the INA351 devices. The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power supply lines, where these diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




图 7-5. Equivalent Internal ESD Circuitry

7.4 Device Functional Modes

The INA351 has a shutdown or disable mode to enable power savings in battery powered applications. The shutdown mode has a maximum quiescent current of just 1.25 μA , which is 100 times lower from the quiescent current when the amplifier is powered-on or enabled.

The INA351 enters disable mode when the $\overline{\text{SHDN}}$ pin is tied low. The INA351 is enabled when the $\overline{\text{SHDN}}$ pin is tied high. A no connection or a floating $\overline{\text{SHDN}}$ pin enables or powers-on the INA as the pin has an internal pull up current to default to the same configuration as $\overline{\text{SHDN}}$ pin tied high.

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Reference Pin

The output voltage of the INA351 is developed with respect to the voltage on the reference pin (REF). Often in dual-supply operation, REF pin connects to the system ground. However, in single-supply operation, offsetting the output signal to a precise mid-supply level is useful and required (for example, 2.75-V in a 5.5-V supply environment). To accomplish this level shift, a voltage source must be connected to the REF pin to level-shift the output so that the INA can drive a single-supply ADC. Traditionally, this is accomplished using an external reference buffer as shown in 图 8-1.

The INA351 has an integrated reference buffer amplifier configured in unity gain, voltage follower configuration internal to the amplifier as shown in [Simplified Internal Schematic](#). This allows designers to directly connect the INA351 to a resistive divider without any need for an external reference buffer amplifier as shown in 图 8-2.




图 8-1. INA350 / Traditional INA - External Reference Buffer Required





图 8-2. INA351 with Integrated Reference Buffer - No External Reference Buffer Required

8.1.2 Input Bias Current Return Path

The input impedance of the INA351 is extremely high, but a path must be provided for the input bias current of both inputs. This input bias current is typically a few pico amps but at high temperature this can be a few nano amps. High input impedance means that the input bias current changes little with varying input voltage.

For proper operation, input circuitry must provide a path for this input bias current. 图 8-3 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA351, and the input amplifiers saturate. If the differential source resistance is low, the bias current return path connects to one input (as shown in the thermocouple example in 图 8-3). With a higher source impedance, use two equal resistors to provide a balanced input, with the possible advantages of a lower input offset voltage as a result of bias current, and better high-frequency common-mode rejection.



Copyright © 2017, Texas Instruments Incorporated

图 8-3. Providing an Input Common-Mode Current Path

8.2 Typical Applications

8.2.1 Resistive-Bridge Pressure Sensor

The INA351 is an integrated instrumentation amplifier that measures small differential voltages while simultaneously rejecting larger common-mode voltages. The device offers a low power consumption of 110 μA (typical) and has a smaller form factor.

The device is designed for portable applications where sensors measure physical parameters, such as changes in fluid, pressure, temperature, or humidity. An example of a pressure sensor used in the medical sector is in portable infusion pumps or dialysis machines.

The pressure sensor is made of a piezo-resistive element that can be derived as a classical 4-resistor Wheatstone bridge.

Occlusion (infusion of fluids, medication, or nutrients) happens only in one direction, and therefore can only cause the resistive element (R) to expand. This expansion causes a change in voltage on one leg of the Wheatstone bridge, which induces a differential voltage V_{DIFF} .

图 8-4 shows an example circuit for an occlusion pressure sensor application, as required in infusion pumps. When blockage (occlusion) occurs against a set-point value, the tubing depresses, thus causing the piezo-resistive element to expand (Node AD: $R + \Delta R$). The signal chain connected to the bridge downstream processes the pressure change and can trigger an alarm.




图 8-4. Resistive-Bridge Pressure Sensor

Low-tolerance bridge resistors must be used to minimize the offset and gain errors.

Given that there is only a positive differential voltage applied, this circuit is laid out in single-ended supply mode. The excitation voltage, V_{EXT} , to the bridge must be precise and stable; otherwise, measurement errors can be introduced.

8.2.1.1 Design Requirements

For this application, the design requirements are as provided in [表 8-1](#).

表 8-1. Design Requirements

DESCRIPTION	VALUE
Single supply voltage	$V_S = 5.5\text{ V}$
Excitation voltage	$V_{EXT} = 5.0\text{ V}$
Occlusion pressure range	$P = 1\text{ psi to }12\text{ psi, increments of }P = 0.5\text{ psi}$
Occlusion pressure sensitivity	$S = 2 \pm 0.5\text{ (25\%)}\text{ mV/V/psi}$
Occlusion pressure impedance (R)	$R = 4.99\text{ k}\Omega \pm 50\text{ }\Omega\text{ (0.1\%)}$
Total pressure sampling rate	$S_r = 20\text{ Hz}$
Full-scale range of ADC	$V_{ADC(fs)} = V_{OUT} = 3.0\text{ V}$

8.2.1.2 Detailed Design Procedure

This section provides basic calculations to lay out the instrumentation amplifier with respect to the given design requirements.

One of the key considerations in resistive-bridge sensors is the common-mode voltage, V_{CM} . If the bridge is balanced (no pressure, thus no voltage change), $V_{CM(zero)}$ is half of the bridge excitation (V_{EXT}). In this example $V_{CM(zero)}$ is 2.5 V. For the maximum pressure of 12 psi, the bridge common-mode voltage, $V_{CM(MAX)}$, is calculated by:

$$V_{CM(MAX)} = \frac{V_{DIFF}}{2} + V_{CM(zero)} \quad (5)$$

where

$$V_{DIFF} = S_{MAX} \times V_{EXT} \times P_{MAX} = 2.5 \frac{\text{mV}}{\text{V} \times \text{psi}} \times 5\text{ V} \times 12\text{ psi} = 150\text{ mV} \quad (6)$$

Thus, the maximum common-mode voltage applied results in:

$$V_{CM(MAX)} = \frac{150\text{ mV}}{2} + 2.5\text{ V} = 2.575\text{ V} \quad (7)$$

Similarly, the minimum common-mode voltage can be calculated as,

$$V_{CM(MIN)} = \frac{-150\text{ mV}}{2} + 2.5\text{ V} = 2.425\text{ V} \quad (8)$$

The next step is to calculate the gain required for the given maximum sensor output voltage span, V_{DIFF} , in respect to the required V_{OUT} , which is the full-scale range of the ADC.

The following equation calculates the gain value using the maximum input voltage and the required output voltage:

$$G = \frac{V_{OUT}}{V_{DIFF(MAX)}} = \frac{3.0\text{ V}}{150\text{ mV}} = 20\text{ V/V} \quad (9)$$

Considering the INA351 is a selectable gain INA with gain options of 10, 20, 30, 50, the INA351ABS with GS tied high enables $G = 20$ maintaining the maximum output signal swing for the ADC.

Next, let us make sure that the INA351 can operate within this range checking the *Input Common-Mode Voltage vs Output Voltage* curves in the [Typical Characteristics](#) section. The relevant figure is also in this section for convenience. Looking at [图 8-5](#), we can confirm that a output signal swing of 3 V is supported for the input signal swing between 2.425 V and 2.575 V, thus making sure of the linear operation.




图 8-5. Input Common-Mode Voltage vs Output Voltage (High CMRR Region)

An additional series resistor in the Wheatstone bridge string (R_1) may or may not be required, and can be decided based on the intended output voltage swing for a particular combination of supply voltage, reference voltage and the selected gain for an input common-mode voltage range. R_1 helps adjust the input common-mode voltage range, and thus can help accommodate the intended output voltage swing. In this particular example, it is not required and can be shorted out.

8.2.1.3 Application Curves

The following typical characteristic curve is for the circuit in [图 8-4](#).




图 8-6. Input Differential Voltage, Output Voltage vs Bridge Resistance

8.3 Power Supply Recommendations

The nominal performance of the INA351 is specified with a supply voltage of $\pm 2.75 \text{ V}$ and midsupply reference voltage. The device also operates using power supplies from $\pm 0.85 \text{ V}$ (1.7 V) to $\pm 2.75 \text{ V}$ (5.5 V) and non-midsupply reference voltages with excellent performance. Parameters can vary significantly with operating voltage and reference voltage.

8.4 Layout

8.4.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use the following PCB layout practices:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals.
- Use bypass capacitors to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1- μ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Route the input traces as far away from the supply or output traces as possible to reduce parasitic coupling. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible.
- Keep the traces as short as possible.

8.4.2 Layout Example




图 8-7. Example Schematic and Associated PCB Layout

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

- [SPICE-based analog simulation program — TINA-TI software folder](#)
- [Analog Engineers Calculator](#)

9.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [EMI Rejection Ratio of Operational Amplifiers application report](#)

9.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.4 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

所有商标均为其各自所有者的财产。

9.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision C (May 2023) to Revision D (November 2024)	Page
• 删除了 封装信息 中 INA351 DDF RTM 的预发布标签.....	1
• Deleted the preview tag from <i>Device Comparison Table</i> for INA351 DDF RTM.....	3

- Deleted preview footnote from *Thermal Information* table for INA351 SOT-23-THIN (DDF) RTM.....5

Changes from Revision B (February 2023) to Revision C (May 2023) Page

- 删除了封装信息中 INA351 RUG RTM 的预发布标签.....1
 - Deleted the preview tag from *Device Comparison Table* for INA351 RUG RTM.....3
 - Deleted preview footnote from *Thermal Information* table for INA351 X2QFN (RUG) RTM.....5
-

Changes from Revision A (December 2022) to Revision B (February 2023) Page

- 删除了封装信息中 INA351CDSIDSGR RTM 的预发布标签.....1
 - Deleted the preview tag from *Device Comparison Table* for INA351CDSIDSGR RTM.....3
 - Deleted preview footnote from *Electrical Characteristics* and *Thermal Information* table for INA351CDSIDSGR RTM.....5
-

Changes from Revision * (December 2022) to Revision A (December 2022) Page

- Added footnote for Reference gain error specification in *Electrical Characteristics* table.....5
-

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
INA351ABSIDDFR	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	351AB
INA351ABSIDDFR.A	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	351AB
INA351ABSIDSGR	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2TMH
INA351ABSIDSGR.A	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2TMH
INA351ABSIDSGRG4	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2TMH
INA351ABSIDSGRG4.A	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2TMH
INA351ABSIRUGR	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1NU
INA351ABSIRUGR.A	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1NU
INA351CDSIDDFR	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	351CD
INA351CDSIDDFR.A	Active	Production	SOT-23-THIN (DDF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	351CD
INA351CDSIDSGR	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	2TNH
INA351CDSIDSGR.A	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	2TNH
INA351CDSIRUGR	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1NW
INA351CDSIRUGR.A	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1NW

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA351ABSIDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA351ABSIDSGR	WSO	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA351ABSIDSGRG4	WSO	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA351ABSIRUGR	X2QFN	RUG	10	3000	180.0	8.4	1.75	2.25	0.55	4.0	8.0	Q1
INA351CDSIDDFR	SOT-23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA351CDSIDSGR	WSO	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA351CDSIRUGR	X2QFN	RUG	10	3000	180.0	8.4	1.75	2.25	0.55	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA351ABSIDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
INA351ABSIDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA351ABSIDSGRG4	WSON	DSG	8	3000	210.0	185.0	35.0
INA351ABSIRUGR	X2QFN	RUG	10	3000	210.0	185.0	35.0
INA351CDSIDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
INA351CDSIDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA351CDSIRUGR	X2QFN	RUG	10	3000	210.0	185.0	35.0

GENERIC PACKAGE VIEW


RUG 10

X2QFN - 0.4 mm max height

1.5 x 2, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4231768/A

RUG (R-PQFP-N10)


PLASTIC QUAD FLATPACK




4208528-3/B 04/2008

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - D. This package complies to JEDEC MO-288 variation X2EFD.


RUG (R-PQFP-N10)



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

DDF0008A**PACKAGE OUTLINE****SOT-23-THIN - 1.1 mm max height**

PLASTIC SMALL OUTLINE



4222047/E 07/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

EXAMPLE BOARD LAYOUT


DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4222047/E 07/2024

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDF0008A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/E 07/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DSG 8

WSON - 0.8 mm max height



2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224783/A



4218900/E 08/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE STENCIL DESIGN

DSG0008A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月