











**TPS22933** 

ZHCS486A -OCTOBER 2011-REVISED JUNE 2015

# TPS22933 具有自动选择功能和低压降稳压器的三路输入电源多路复用器

## 特性

- 三个集成负载开关,自动选择最高电平输入
- 集成 3.6V 固定电压低压降 (LDO) 稳压器
- 提供开关控制式和始终开启式两种 LDO 输出
- 采用 1.5mm x 1.5mm μQFN 封装
- 输入电压范围: 2.5V 至 12V
- 低导通电阻 (ron)
  - $V_{IN} = 5.0V$  时, $r_{ON} = 2.4\Omega$
  - $V_{IN} = 4.2V$  时, $r_{ON} = 2.6\Omega$
- 50mA 的最大持续电流
- 低阈值控制输入 (EN)
- 切换时间: 18µs (典型值)

## 2 应用范围

- 智能电话
- 全球卫星定位 (GPS) 设备
- 数码摄像机
- 便携式工业设备
- 便携式医疗设备
- 便携式媒体播放器
- 便携式仪表

# 3 说明

TPS22933 器件是一款具有自动输入选择功能和低压 降线性稳压器的三路输入电源多路复用器,同时兼具小 尺寸和低 ron 特性。此器件包含三个 P 沟道金属氧化 物半导体场效应晶体管 (MOSFET), 它们的工作输入 电压范围为 2.5V 到 12V。TPS22933 能够自动选择电 平最高的输入(从 BAT、USB和 DC\_IN 三者中选 择)并将其提供给 LDO。LOUT 是 LDO 始终开启的输 出。通过使能功能(EN引脚),可以对 VOUT 进行 开关控制,接通快速放电电阻,而且能够直接连接低电 压控制信号。


TPS22933 采用小型、节省空间的 8 引脚 μQFN 封 装,并可在-40°C 至 85°C 温度范围内的自然通风条 件下额定运行。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS22933	UQFN (8)	1.50mm x 1.50mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

## 典型应用图





# 目录

1	特性1		8.3 Feature Description	11
2	应用范围 1		8.4 Device Functional Modes	
3		9	Application and Implementation	13
4	修订历史记录		9.1 Application Information	13
5	Pin Configuration and Functions		9.2 Typical Application	
6	Specifications	10	Power Supply Recommendations	15
U	6.1 Absolute Maximum Ratings	11	Layout	15
	6.2 ESD Ratings		11.1 Layout Guidelines	15
	6.3 Recommended Operating Conditions		11.2 Layout Example	16
	6.4 Thermal Information	12	器件和文档支持	17
	6.5 Electrical Characteristics 5		12.1 社区资源	17
	6.6 Typical Characteristics		12.2 商标	17
7	Parametric Measurement Information		12.3 静电放电警告	
8	Detailed Description 11		12.4 Glossary	17
•	8.1 Overview	13	机械、封装和可订购信息	17
	8.2 Functional Block Diagram			

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


## Changes from Original (October 2011) to Revision A

**Page** 

s



# 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN	I/O	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	BAT	I	Source Voltage 1 (Battery)	
2	USB	I	Source Voltage 2 (V+ USB)	
3	DC_IN	I	Source Voltage 3 (DC Adapter)	
4	GND	_	Ground	
5	EN	I	VOUT Enable (Cannot be left floating)	
6	CAP	0	Capacitor for LDO	
7	VOUT	0	Switched LDO Output	
8	LOUT	0	Always on LDO Output	

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
VIN	Input voltage	BAT, USB, DC_IN	-0.3	14	V
VOUTPUT	Output voltage	VOUT, LOUT	-0.3	6	V
VEN	Input voltage	EN	-0.3	6	V
IMAX	Maximum continuous switch		75	mA	
IPLS	Maximum pulsed switch current, pulse <300 μs, 2% duty cycle			100	mA
T <sub>A</sub>	Operating free-air temperatu	-40	85	°C	
T <sub>lead</sub>	Maximum lead temperature		300	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±1000 V may actually have higher performance.

## 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Innut voltage	BAT, USB, DC_IN	2.5		12	V
V <sub>EN</sub>	Input voltage	EN	0		5.5	٧
V <sub>IH</sub>	EN pin High-level input voltage, (EN > V <sub>IH</sub> Min, VOUT = LDO Output)	BAT = 2.5 V to 5.5 V, USB, DC_IN = 2.5 V to 12 V	1.15		5.5	<b>&gt;</b>
V <sub>IL</sub>	EN pin Low-level input voltage, (EN< V <sub>IL</sub> Max, VOUT = pulldown)	BAT = 2.5 V to 5.5 V, USB, DC_IN = 2.5 V to 12 V	0		0.6	V
I <sub>OUT-LOUT</sub>	LOUT Current	$V_{BAT}$ = 4.2 V OR $V_{USB}$ = 5 V OR $V_{DC\_IN}$ = 5 V, EN = 3.4 V, $I_{OUT-VOUT}$ = 0 mA			50	mA
I <sub>OUT-VOUT</sub>	VOUT Current	$V_{BAT}$ = 4.2 V OR $V_{USB}$ = 5 V OR $V_{DC\_IN}$ = 5 V, EN = 3.4 V, $I_{OUT\text{-}LOUT}$ = 0 mA			50	mA
I <sub>OUT-TOTAL</sub>	LOUT + VOUT current	$V_{BAT}$ = 4.2 V OR $V_{USB}$ = 5 V OR $V_{DC\_IN}$ = 5 V, EN = 3.4 V			50	mA
LDO Capacitor (on CAP pin)		20 <sup>(1)</sup>			nF	
CAP LOUT Capacitor		·		1		μF
	VOUT Capacitor			1		μF

<sup>(1)</sup> Refer to Application and Implementation.

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	RSE (UQFN)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	27.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 6.5 Electrical Characteristics

BAT = 2.5 V to 12.0 V LISB = 2.5 V to 12.0 V DC IN = 2.5 V to 12.0 V T<sub>2</sub> =  $-40^{\circ}$ C to  $+85^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>(1)</sup> (2) (3)	T <sub>A</sub>	MIN	TYP <sup>(4)</sup>	MAX	UNIT
1	Operating current	$I_{OUT}$ = 0 mA, $V_{BAT}$ = 4.2 V, $V_{USB}$ = 3 V, $V_{DC\_IN}$ = 3 V, EN = 3.4 V	Full		9.2	15	
IN-BAT	Quiescent current	$I_{OUT} = 0$ , $V_{BAT} = 4.2$ V, $V_{USB} = 5$ V, $V_{DC\_IN} = 3$ V, EN = 3.4 V	Full		0.7	2	μA
	Operating current	$I_{OUT} = 0$ mA, $V_{BAT} = 4.2$ V, $V_{USB} = 5$ V, $V_{DC\_IN} = 3$ V, EN = 3.4 V	F.11		9.2	15	^
I <sub>IN-USB</sub>	Quiescent current	I <sub>OUT</sub> = 0, V <sub>BAT</sub> = 4.2V, V <sub>USB</sub> = 5V, V <sub>DC_IN</sub> = 5.5V, EN = 3.4 V	Full		0.7	2	μΑ
	Operating current	$I_{OUT} = 0$ mA, $V_{BAT} = 4.2$ V, $V_{USB} = 3$ V, $V_{DC\_IN} = 5$ V, EN = 3.4 V	F.11		9.2	15	
I <sub>IN-DC_IN</sub>	Quiescent current	I <sub>OUT</sub> = 0, V <sub>BAT</sub> = 4.2V, V <sub>USB</sub> = 5.5V, V <sub>DC_IN</sub> = 5V, EN = 3.4 V	Full		0.7	2	μΑ
I <sub>IN-USB</sub>	Hi-Voltage operating current	$I_{OUT} = 0$ mA, $V_{BAT} = 4.2$ V, $V_{USB} = 12$ V, $V_{DC\_IN} = 5$ V, EN = 3.4 V	Full		10.8	20	μA
I <sub>IN-DC_IN</sub>	Hi-Voltage operating current	$I_{OUT} = 0$ mA, $V_{BAT} = 4.2$ V, $V_{USB} = 5$ V, $V_{DC\_IN} = 12$ V, EN = 3.4 V	Full		10.8	20	μA
		V 50V L 40 A	25°C		2.4	3.3	
		V <sub>IN</sub> = 5.0 V, I <sub>OUT</sub> = 10 mA	Full			3.5	Ω
<b>D</b>	ON resistance (USB to	V 40 V 1 40 A	25°C		2.6	3.5	0
R <sub>ON</sub>	R <sub>ON</sub> CAP, BAT to CAP, DC_IN to CAP)	V <sub>IN</sub> = 4.2 V, I <sub>OUT</sub> = 10 mA	Full			4	Ω
	,	- / 0.5 // I	25°C		3.8	5	
	V <sub>IN</sub> = 2.5 V, I <sub>OUT</sub> = 10 mA	Full			6	Ω	
D	ON resistance (LDO	V 40 V 1 40 mA	25°C		1.3	2.5	0
R <sub>ONVOUT</sub>	output to VOUT)	$V_{IN} = 4.2 \text{ V}, I_{OUT\text{-}VOUT} = 10 \text{ mA}$	Full			3	Ω
R <sub>PD</sub>	Output pulldown resistance	$V_{IN} = 4.2 \text{ V}, V_{EN} = 0 \text{ V}, \text{ I(into VOUT)} = 10 \text{ mA}$	25°C		63.8	120	Ω
I <sub>EN</sub>	EN input leakage	V <sub>EN</sub> = 1.6 V to 5.5 V or GND	Full			1	μA
V <sub>DO-VOUT</sub>	Dropout voltage VOUT	I <sub>OUT</sub> = 10 mA	Full		0.11		V
V <sub>DO-LOUT</sub>	Dropout voltage LOUT	I <sub>OUT</sub> = 10 mA <sup>(5)</sup> (6)	Full		0.1		V
V <sub>LOUT</sub>	Always on LDO output	V <sub>IN</sub> < 3.4 V, I <sub>OUT</sub> = 10 mA, V <sub>EN</sub> = 1.8 V	Full		V <sub>IN</sub> – V <sub>DO-LOUT</sub>		V
2001	voltage (LOUT pin)	V <sub>IN</sub> > 4 V, I <sub>OUT</sub> = 10 mA, V <sub>EN</sub> = 1.8 V	Full	3.42	3.6	3.78	
V <sub>VOUT</sub>	Switched LDO output	V <sub>IN</sub> < 3.4 V, I <sub>OUT</sub> = 10 m A, V <sub>EN</sub> = 1.8 V	Full		V <sub>IN</sub> – V <sub>DO-VOUT</sub>		V
VOO!	voltage (VOUT pin)	V <sub>IN</sub> > 4 V, I <sub>OUT</sub> = 10 mA, V <sub>EN</sub> = 1.8 V	Full	3.39	3.57	3.75	
V <sub>CO</sub>	Changeover voltage	V <sub>BAT</sub> = 4.2 V, V <sub>USB</sub> = 4.0 V rising to 4.4 V	Full		0.15		V
t <sub>CO</sub>	Changeover time	VBAT=4.2 V, V <sub>USB</sub> = 4.0 V rising to 4.4 V, CAP = 0.01 μF, I <sub>OUT</sub> = 10 mA	25°C Full		18	50	μs
t <sub>OFF</sub>	VOUT OFF-time	EN high to low, C(VOUT) = 1 $\mu$ F, VOUT load = 360 $\Omega$	Full		32	30	μs
t <sub>ON</sub>	VOUT ON-time	EN low to high, C(VOUT) = open, VOUT load = $360 \Omega$	Full		65		μs

V<sub>IN</sub> is defined as the highest voltage present on the BAT, USB and DC\_IN pins.

One of the voltages on BAT, USB and DC\_IN must be > VIN (Min), others can be 0 V. V<sub>BAT</sub>, V<sub>USB</sub> and V<sub>DC\_IN</sub> refer to the voltages on BAT, USB and DC\_IN respectively. OUT, IOUT-VOUT and IOUT-LOUT refer to the currents for the combined output current for VOUT and LOUT, the current on VOUT and the current on LOUT respectively.

TYP is 25°C, BAT = 4.2-V, USB = 0-V, DC\_IN = 0-V.

Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage is equal to:  $V_{IN} - V_{DROPOUT}$ . Dropout voltage is measured at the VIN that causes the output to drop to 100mV below its nominal voltage. For VOUT, the voltage drop

across the output switch is included (10mA  $\times$  R<sub>ONVOUT</sub>).




# 6.6 Typical Characteristics


# **Table 1. Performance Graphs and Plots**

Туре	Description	Figure
Graph	RON versus VIN (BAT, USB, DC_IN) 25°C	Figure 1
Graph	RON versus VIN (Any input)	Figure 2
Graph	Quiescent Current versus Input Voltage (Any input)	Figure 3
Graph	Operating Current versus Input Voltage (Any Input)	Figure 4
Scope Plot	t <sub>OFF</sub> (VIN = 4.2 V, C(VOUT) = 1 uF, 25°C)	Figure 5
Scope Plot	t <sub>OFF</sub> (VIN = 4.2 V, C(VOUT) = open, 25°C)	Figure 6
Scope Plot	t <sub>ON</sub> (VIN = 4.2 V, C(VOUT) = 1 uF, 25°C)	Figure 7
Scope Plot	t <sub>ON</sub> (VIN = 4.2 V, C(VOUT) = open, 25°C)	Figure 8
Graph	LOUT and VOUT versus Temperature at VIN = 4.2 V	Figure 9
Graph	LOUT and VOUT versus IOUT (VIN = 4.2 V, Temp = 25°C)	Figure 10
Graph	LOUT Dropout Voltage versus Temperature (VIN = 2.5 V)	Figure 11
Graph	VOUT Dropout Voltage versus Temperature (VIN = 2.5 V)	Figure 12
Graph	Output Pulldown Resistance (R <sub>PD</sub> ) versus Temperature (10 mA into VOUT)	Figure 13
















## 7 Parametric Measurement Information




Figure 14. Test Circuit and  $t_{\text{ON}}\,\text{/}\,t_{\text{OFF}}$  Waveforms




Figure 15. Switchover Timing




Figure 16. VOUT Enable Timing




## 8 Detailed Description

#### 8.1 Overview

The TPS22933 is a triple-input power multiplexer with auto-input selection and a low dropout linear regulator. The device contains three P-channel MOSFETs that can operate over an input voltage range of 2.5 V to 12 V. The TPS22933 automatically selects the highest voltage level (from BAT, USB, and DC\_IN) and enables that input to source the LDO. LOUT is an always-on output from the LDO, but VOUT can be switched on and off using the EN pin.

## 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 ON and OFF Control

The EN pin controls the state of the VOUT switch and VOUT pulldown switch. EN has no control over LOUT. Asserting EN enables the VOUT switch and disables the Quick Output Discharge (QOD) switch. Deasserting EN disables the VOUT switch and enables the QOD switch. EN is active high and has a low threshold, making it capable of interfacing with low voltage signals. The EN pin is compatible with standard GPIO Logic threshold and can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V or 3.3-V GPIOs.

#### 8.3.2 Power Changeover

The TPS22933 LDO is powered by the highest level input. When input voltages change, the TPS22933 may change which input powers the LDO. During initial power up, the input that reaches the highest value first will power the LDO. Once that decision is made, changing between input sources is based on VCO. When an input source becomes VCO over the input currently supplying power to the LDO, changeover will occur and the new, higher input will power the LDO.



### 8.4 Device Functional Modes

Table 2 and Table 3 show the behavior of the device with various voltage conditions for the inputs and enable pin.

**Table 2. Function Table** 

EN	LDO TO LOUT	LDO TO VOUT	VOUT TO GND
L	ON	OFF	ON
Н	ON	ON	OFF

## Table 3. Input Selection Table (V1 > V2 > V3)

ВАТ	USB	DC_IN	LDO SUPPLY
V1	V2 or V3	V2 or V3	BAT
V2 or V3	V1	V2 or V3	USB
V2 or V3	V2 or V3	V1	DC_IN
V1	V1	V1	See <sup>(1)</sup>

<sup>(1)</sup> Whichever source achieves the highest level the fastest will supply the LDO.



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

## 9.1.1 LDO Capacitor (for CAP Pin)

An optional capacitor on the CAP pin helps stabilize the integrated LDO. Take care in capacitor sizing to reduce inrush currents. The voltage on the CAP pin will follow the highest input. Since the max input voltage is 12 V, the capacitor voltage rating must be higher than 12 V.

## 9.1.2 Using the CAP Pin as a Power Output

Figure 17 shows three power inputs multiplexed to source only through the CAP pin. In this case, the LDO outputs are not used (EN is tied low). The highest of the inputs is chosen to drive the voltage at the CAP pin.




Figure 17. Using the CAP Pin as a Multiplexer Output

## 9.2 Typical Application

Figure 18 shows three power inputs multiplexed to source the LDO. The LDO always on output (LOUT) is tied to an MSP430. The MSP430 then determines when to enable the switched output (VOUT) by driving the EN pin.




Figure 18. Application Example



## **Typical Application (continued)**

### 9.2.1 Design Requirements

Table 4 lists the design parameters for TPS22933.

**Table 4. Design Parameters** 

INPUT	VOLTAGE
USB Port	5.0V
DC Input	5.0V
Battery	4.2V

### 9.2.2 Detailed Design Procedure

#### Initial power up:

DC\_IN = 0 V; USB = 0 V; EN = 0 V

BAT is applied at 4.2 V

LDO power comes from BAT

LOUT = 3.6 V; CAP = 4.2 V; VOUT = 0 V

USB power is connected at 5 V, BAT remains 4.2 V and DC\_IN remains 0 V

LDO power is changed from BAT to USB in t<sub>CO</sub>

LOUT = 3.6 V; CAP = 5 V; VOUT = 0 V

DC\_IN power is connected at 5.0 V, BAT remains 4.2 V and USB remains 5 V

No change in LDO power

LOUT = 3.6 V; CAP = 5 V; VOUT = 0 V

EN = VIH, BAT remains 4.2 V, USB remains 5 V and DC IN remains 5 V

LOUT = 3.6 V, CAP = 5 V; VOUT = 3.6 V

**USB power is removed,** BAT remains 4.2 V and DC\_IN remains 5 V

LDO power is changed from USB to DC\_IN

LOUT = 3.6 V; CAP = 5 V; VOUT = 3.6 V

DC\_IN power is removed, BAT remains 4.2 V and USB remains 0 V:

LDO power is changed from DC\_IN to BAT

LOUT = 3.6 V; CAP = 4.2 V; VOUT = 3.6 V



#### 9.2.3 Application Curve

Figure 19 shows the device behavior in the last step of the design procedure, when DC\_IN power is removed and the LDO is powered by the battery. The capacitor on the CAP pin discharges as DC\_IN is removed but then charges to the battery voltage when the input is automatically switched. LOUT remains a constant 3.6 V throughout this power switching.




Figure 19. DC\_IN Removed, BAT Powers LDO (LOUT = 3.6 V)

## 10 Power Supply Recommendations

The device is designed to operate with an input voltage range of 2.5 V to 12 V. This supply must be well regulated and placed as close to the device terminals as possible.

## 11 Layout

## 11.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for BAT, USB, DC\_IN, LOUT, VOUT, and GND will help minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.



# 11.2 Layout Example




Figure 20. TPS22933 Layout Example



#### 12 器件和文档支持

#### 12.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.2 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	(5)		(6)
TD000000AD0ED	A = 12	Dan dan Car	LIOEN (DOE) LO	0000 11 ADOF TOD			` '	40.1- 05	10
TPS22933ARSER	Active	Production	UQFN (RSE)   8	3000   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	4Q
TPS22933ARSER.B	Active	Production	UQFN (RSE)   8	3000   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	4Q
TPS22933ARSET	Active	Production	UQFN (RSE)   8	250   SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	4Q
TPS22933ARSET.B	Active	Production	UQFN (RSE)   8	250   SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	4Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Aug-2017

## TAPE AND REEL INFORMATION





A0	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22933ARSER	UQFN	RSE	8	3000	180.0	8.4	1.7	1.7	0.7	4.0	8.0	Q2
TPS22933ARSET	UQFN	RSE	8	250	180.0	8.4	1.7	1.7	0.7	4.0	8.0	Q2

www.ti.com 3-Aug-2017




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22933ARSER	UQFN	RSE	8	3000	202.0	201.0	28.0
TPS22933ARSET	UQFN	RSE	8	250	202.0	201.0	28.0



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月