

■ [Order](http://www.ti.com.cn/product/cn/ADS54J60?dcmp=dsproject&hqs=sandbuy&#samplebuy) $\frac{1}{2}$ Now

[ADS54J60](http://www.ti.com.cn/product/cn/ads54j60?qgpn=ads54j60)

ZHCSE42D –APRIL 2015–REVISED APRIL 2019

ADS54J60 双通道 **16** 位 **1.0GSPS** 模数转换器

Technical [Documents](http://www.ti.com.cn/product/cn/ADS54J60?dcmp=dsproject&hqs=td&#doctype2)

1 特性

- 16 位分辨率、双通道、1GSPS ADC
- 本底噪声: -159dBFS/Hz
- 频谱性能 $(f_{IN} = 170$ MHz, -1 dBFS):
	- 信噪比 (SNR):70dBFS
	- 噪声频谱密度 (NSD): −157dBFS/Hz
	- SFDR: 86dBc (包括交错音调)
	- SFDR:89dBc(不包括 HD2、HD3 和交错音 调)
- 频谱性能(f_{IN} = 350MHz,-1dBFS):
	- $-$ SNR: 67.5dBFS
	- NSD:–154.5dBFS/Hz
	- SFDR:75dBc
	- SFDR:85dBc(不包括 HD2、HD3 和交错音 调)
- 通道隔离: f_{IN} = 170MHz 时为 100dBc
- 输入满标度: $1.9V_{PP}$
- 输入带宽 (3dB): 1.2GHz
- 片上抖动
- 集成宽带 DDC 块
- 支持子类 1 的 JESD204B 接口:
	- 10.0Gbps 时每个 ADC 具有 2 条信道
	- 5.0Gbps 时每个 ADC 具有 4 条信道 – 支持多芯片同步
- 功耗: 1GSPS 时为 1.35W/通道
- 封装: 72 引脚 VQFNP (10mm x 10mm)

2 应用

- 雷达和天线阵列
- 无线宽带
- 电缆 CMTS、DOCSIS 3.1 接收器
- 通信测试设备
- 微波接收器
- 软件定义无线电 (SDR)
- 数字转换器
- 医疗成像和诊断

3 说明

Tools & **[Software](http://www.ti.com.cn/product/cn/ADS54J60?dcmp=dsproject&hqs=sw&#desKit)**

ADS54J60 是一款低功耗、高带宽 16 位、1.0GSPS 双通道模数转换器 (ADC)。该器件经设计具有高信噪 比 (SNR), 可提供 -159dBFS/Hz 的噪底, 从而 协助应 用在宽瞬时带宽内 实现最高动态范围。该器件支持 JESD204B 串行接口, 数据传输速率高达 10Gbps, 每 个 ADC 可支持 2 或 4 条通道。已缓冲模拟输入在大 大减少采样保持毛刺脉冲能量的同时,在宽频率范围内 提供统一的输入阻抗。可选择将每个 ADC 通道连接至 数字下变频器 (DDC) 模块。ADS54J60 以超低功耗在 宽输入频率范围内提供出色的无杂散动态范围 (SFDR)。

Support & **[Community](http://www.ti.com.cn/product/cn/ADS54J60?dcmp=dsproject&hqs=support&#community)**

 22

JESD204B 接口减少了接口线路数,从而实现高系统 集成度。内部锁相环 (PLL) 会将 ADC 采样时钟加倍, 以获得串行化各通道的 16 位数据时所使用的位时钟。

(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 附录。

170MHz 输入信号的 **FFT**

目录

4 修订历史记录

2

注:之前版本的页码可能与当前版本有所不同。

Changes from Revision C (January 2017) to Revision D Page

• Added register addresses 1h and 2h and their descriptions to *GENERAL REGISTERS* in *Register Map* section............. [46](#page-45-0) • Changed the name of *MASTER PAGE (80h)* to *MASTER PAGE (ANALOG BANK PAGE SEL= 80h* in *Register Map* table .. [46](#page-45-1)

NSTRUMENTS

EXAS

8.3 Feature Description... [26](#page-25-0) 8.4 Device Functional Modes.. [34](#page-33-0) 8.5 Register Maps... [45](#page-44-0) **9 Application and Implementation** [74](#page-73-0) 9.1 Application Information.. [74](#page-73-1) 9.2 Typical Application .. [83](#page-82-0) **10 Power Supply Recommendations** [85](#page-84-0) 10.1 Power Sequencing and Initialization..................... [86](#page-85-0) **11 Layout**... [87](#page-86-0) 11.1 Layout Guidelines ... [87](#page-86-1) 11.2 Layout Example .. [88](#page-87-0) **12** 器件和文档支持 ... [89](#page-88-0) 12.1 文档支持.. [89](#page-88-1) 12.2 接收文档更新通知 ... [89](#page-88-2) 12.3 社区资源.. [89](#page-88-3) 12.4 商标... [89](#page-88-4) 12.5 静电放电警告... [89](#page-88-5) 12.6 术语表 ... [89](#page-88-6) **13** 机械、封装和可订购信息....................................... [89](#page-88-7)

修订历史记录 **(**接下页**)**

Changes from Revision B (August 2015) to Revision C Page

3

ADS54J60

ZHCSE42D-APRIL 2015-REVISED APRIL 2019

www.ti.com.cn

Page

Changes from Revision A (May 2015) to Revision B

5 Device Comparison Table

6 Pin Configuration and Functions

[ADS54J60](http://www.ti.com.cn/product/cn/ads54j60?qgpn=ads54j60)

ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

Texas
Instruments

kia.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

(1) SYSREF must be applied for the device to initialize; see the *[SYSREF](#page-29-2) Signal* section for details.

(2) After power-up, always use a hardware reset to reset the device for the first time; see [Table](#page-74-0) 75 for details.

(3) Operating 0.5 dB below the maximum-supported amplitude is recommended to accommodate gain mismatch in interleaving ADCs.
(4) At high frequencies, the maximum supported input amplitude reduces; see Figure 37 for details

At high frequencies, the maximum supported input amplitude reduces; see [Figure](#page-19-0) 37 for details.

(5) See [Table](#page-40-0) 10.

(6) Prolonged use above the nominal junction temperature can increase the device failure-in-time (FIT) rate.

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor](http://www.ti.com/cn/lit/pdf/spra953) and IC Package Thermal Metrics* application report.

7.5 Electrical Characteristics

typical values are at T_A = 25°C, full temperature range is from T_{MIN} = –40°C to T_{MAX} = 85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, –1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

(1) See the *[Power-Down](#page-32-1) Mode* section for details.

Electrical Characteristics (continued)

typical values are at T_A = 25°C, full temperature range is from T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

7.6 AC Characteristics

ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

AC Characteristics (continued)

AC Characteristics (continued)

ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

AC Characteristics (continued)

typical values are at T_A = 25°C, full temperature range is from T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, $AVDD3V = 3.0 V$, $AVDD = DVDD = 1.9 V$, $IOVDD = 1.15 V$, -1 -dBFS differential input, and 0-dB digital gain (unless otherwise noted)

7.7 Digital Characteristics

typical values are at T_A = 25°C, full temperature range is from T_{MIN} = -40°C to T_{MAX} = 85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, -1-dBFS differential input, and 0-dB digital gain (unless otherwise noted)

(1) The RESET, SCLK, SDIN, and PDN pins have a 20-kΩ (typical) internal pulldown resistor to ground, and the SEN pin has a 20-kΩ (typical) pullup resistor to IOVDD.

(2) When functioning as an OVR pin for channel B.

(3) 100-Ω differential termination.

7.8 Timing Requirements

typical values are at T_A = 25°C, full temperature range is from T_{MIN} = –40°C to T_{MAX} = 85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and –1-dBFS differential input (unless otherwise noted)

(1) Overall latency = latency + t_{PDI} .

Figure 1. SYSREF Timing

[ADS54J60](http://www.ti.com.cn/product/cn/ads54j60?qgpn=ads54j60) ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

Figure 2. Sample Timing Requirements Diagram

7.9 Typical Characteristics

[ADS54J60](http://www.ti.com.cn/product/cn/ads54j60?qgpn=ads54j60) ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

Typical Characteristics (continued)

[ADS54J60](http://www.ti.com.cn/product/cn/ads54j60?qgpn=ads54j60) ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

7.10 Typical Characteristics: Contour

8 Detailed Description

8.1 Overview

The ADS54J60 is a low-power, wide-bandwidth, 16-bit, 1.0-GSPS, dual-channel, analog-to-digital converter (ADC). The ADS54J60 employs four interleaving ADCs for each channel to achieve a noise floor of –159 dBFS/Hz. The ADS54J60 uses TI's proprietary interleaving and dither algorithms to achieve a clean spectrum with a high spurious-free dynamic range (SFDR). The device also offers various programmable decimation filtering options for systems requiring higher signal-to-noise ratio (SNR) and SFDR over a wide range of frequencies.

Analog input buffers isolate the ADC driver from glitch energy generated from sampling process, thereby simplify the driving network on-board. The JESD204B interface reduces the number of interface lines with two-lane and four-lane options, allowing a high system integration density. The JESD204B interface operates in subclass 1, enabling multi-chip synchronization with the SYSREF input.

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Analog Inputs

The ADS54J60 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. As a result of the analog buffer, the input pins present a high impedance input across a very wide frequency range to the external driving source, which enables great flexibility in the external analog filter design as well as excellent 50-Ω matching for RF applications. The buffer also helps isolate the external driving circuit from the internal switching currents of the sampling circuit, resulting in a more constant SFDR performance across input frequencies.

The common-mode voltage of the signal inputs is internally biased to VCM using 600- Ω resistors, allowing for accoupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.475 V) and (VCM – 0.475 V), resulting in a 1.9-V_{PP} (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 1.2 GHz. An equivalent analog input network diagram is shown in [Figure](#page-25-1) 58.

Figure 58. Analog Input Network

Feature Description (continued)

The input bandwidth shown in [Figure](#page-26-3) 59 is measured with respect to a 50-Ω differential input termination at the ADC input pins. [Figure](#page-26-1) 60 shows the signal processing done inside the DDC block of the ADS54J60.

Figure 59. Transfer Function versus Frequency

(1) In IQ decimate-by-4 mode, the mixer frequency is fixed at $f_{mix} = f_S / 4$. For $f_S = 1$ GSPS and $f_{mix} = 250$ MHz.

Figure 60. DDC Block

Feature Description (continued)

8.3.2 DDC Block

The ADS54J60 has an optional DDC block that can be enabled via an SPI register write. Each ADC channel is followed by a DDC block consisting of three different decimate-by-2 and by-4 finite impulse response (FIR) halfband filter options. The different decimation filter options can be selected via SPI programming.

8.3.2.1 Decimate-by-2 Filter

This decimation filter has 41 taps. The stop-band attenuation is approximately 90 dB and the pass-band flatness is ±0.05 dB. [Table](#page-27-0) 1 shows corner frequencies for low-pass and high-pass filter options.

8.3.2.2 Decimate-by-4 Filter Using a Digital Mixer

This band-pass decimation filter consists of a digital mixer and three concatenated FIR filters with a combined latency of approximately 28 output clock cycles. The alias band attenuation is approximately 55 dB and the pass-band flatness is ± 0.1 dB. By default after reset, the band-pass filter is centered at f_S / 16. Using the SPI, the center frequency can be programmed at N \times f_S / 16 (where N = 1, 3, 5, or 7). [Table](#page-28-0) 2 shows corner frequencies for two extreme options. [Figure](#page-28-1) 63 and [Figure](#page-28-1) 64 show frequency response of decimate-by-4 filter for center frequencies $f_S/16$ and $3 \times f_S/16$ (N =1 and 3).

[Figure](#page-28-1) 63 and Figure 64 show the frequency response of a decimate-by-4 filter from dc to $f_S / 2$.

8.3.2.3 Decimate-by-4 Filter with IQ Outputs

In this configuration, the DDC block includes a fixed digital $f_S / 4$ mixer. Thus, the IQ pass band is approximately $±110$ MHz, centered at f_S / 4. This decimation filter has 41 taps with a latency of approximately ten output clock cycles. The stop-band attenuation is approximately 90 dB and the pass-band flatness is ±0.05 dB. [Table](#page-28-2) 3 shows the corner frequencies for a low-pass decimate-by-4 with IQ filter.

STRUMENTS

XAS

[Figure](#page-29-3) 65 and Figure 66 show the frequency response of a decimate-by-4 IQ output filter from dc to $f_S / 2$.

8.3.3 SYSREF Signal

The SYSREF signal is a periodic signal that is sampled by the ADS54J60 device clock and used to align the boundary of the local multi-frame clock inside the data converter. SYSREF is required to be a sub-harmonic of the local multiframe clock (LMFC) internal timing. To meet this requirement, the timing of SYSREF is dependent on the device clock frequency and the LMFC frequency, as determined by the selected DDC decimation and frames per multi-frame settings. TI recommends that the SYSREF signal be a low-frequency signal in the range of 1 MHz to 5 MHz in order to reduce coupling to the signal path both on the printed circuit board (PCB) as well as internal in the device.

The external SYSREF signal must be a sub-harmonic of the internal LMFC clock, as shown in [Equation](#page-29-4) 1 and [Table](#page-29-0) 4.

 $SYSREF = LMFC / 2^N$

where

• $N = 0, 1, 2,$ and so forth. (1)

Table 4. Local Multi-Frame Clock Frequency

(1) K = Number of frames per multi frame (JESD digital page 6900h, address 06h, bits 4-0).

 (2) f_S = sampling (device) clock frequency.

For example, if LMFS = 8224 then the programmed value of K is 9 (the actual value is $9 + 1 = 10$ because the actual value for K = the value set in the SPI register +1). If the device clock frequency is $f_S = 1000$ MSPS, then the local multi-frame clock frequency becomes (1000 / 4) / 10 = 25 MHz. The SYSREF signal frequency can be chosen as the LMFC frequency $/ 8 = 3.125$ MHz.

8.3.3.1 SYSREF Not Present (Subclass 0, 2)

A SYSREF pulse is required by the ADS54J60 to reset internal counters. If SYSREF is not present, as can be the case in subclass 0 or 2, this pulse can be done by doing the following register writes shown in [Table](#page-30-1) 5.

Table 5. Internally Pulsing SYSREF Twice Using Register Writes

ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

8.3.4 Overrange Indication

The ADS54J60 provides a fast overrange indication that can be presented in the digital output data stream via SPI configuration. Alternatively, if not used, the SDOUT (pin 11) and PDN (pin 50) pins can be configured via the SPI to output the fast OVR indicator.

When the FOVR indication is embedded in the output data stream, it replaces the LSB of the 16-bit data stream going to the 8b/10b encoder, as shown in [Figure](#page-31-1) 67.

Figure 67. Overrange Indication in a Data Stream

8.3.4.1 Fast OVR

The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after only 18 clock cycles + t_{PD} (t_{PD} of the gates and buffers is approximately 4 ns), thus enabling a quicker reaction to an overrange event.

The input voltage level at which the overload is detected is referred to as the *threshold*. The threshold is programmable using the FOVR THRESHOLD bits, as shown in [Figure](#page-31-2) 68. The FOVR is triggered 18 clock cycles $+$ t_{PD} (t_{PD} of the gates and buffers is approximately 4 ns) after the overload condition occurs.

Figure 68. Programming Fast OVR Thresholds

8.3.5 Power-Down Mode

The ADS54J60 provides a highly-configurable power-down mode. Power-down can be enabled using the PDN pin or SPI register writes.

A power-down mask can be configured, which allows a trade-off between wake-up time and power consumption in power-down mode. Two independent power-down masks can be configured: MASK 1 and MASK 2 as shown in [Table](#page-45-6) 6. See the master page registers in Table 15 for further details.

Table 6. Register Address for Power-Down Modes

To save power, the device can be put in complete power down by using the GLOBAL PDN register bit. However, when JESD must remain linked up while putting the device in power down, the ADC and analog buffer can be powered down by using the PDN ADC CHx and PDN BUFFER CHx register bits after enabling the PDN MASK register bit. The PDN MASK SEL register bit can be used to select between MASK 1 or MASK 2. [Table](#page-32-3) 7 shows power consumption for different combinations of the GLOBAL PDN, PDN ADC CHx, and PDN BUFF CHx register bits.

Table 7. Power Consumption in Different Power-Down Settings

8.4 Device Functional Modes

8.4.1 Device Configuration

The ADS54J60 can be configured by using a serial programming interface, as described in the *Serial [Interface](#page-33-1)* section. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down mode.

The ADS54J60 supports a 24-bit (16-bit address, 8-bit data) SPI operation and uses paging (see the *[Register](#page-44-0) [Maps](#page-44-0)* section) to access all register bits.

8.4.1.1 Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins, as shown in [Figure](#page-33-2) 69. Legends used in [Figure](#page-33-2) 69 are explained in [Table](#page-33-3) 8. Serially shifting bits into the device is enabled when SEN is low. Serial data on SDIN are latched at every SCLK rising edge when SEN is active (low). The interface can function with SCLK frequencies from 2 MHz down to very low speeds (of a few Hertz) and also with a non-50% SCLK duty cycle.

Figure 69. SPI Timing Diagram

[Table](#page-34-0) 9 shows the timing requirements for the serial interface signals in [Figure](#page-33-2) 69.

Table 9. SPI Timing Requirements

8.4.1.2 Serial Register Write: Analog Bank

The analog SPI bank contains of two pages (the master and ADC page). The internal register of the ADS54J60 analog SPI bank can be programmed by:

- 1. Driving the SEN pin low.
- 2. Initiating a serial interface cycle specifying the page address of the register whose content must be written.
	- Master page: write address 0011h with 80h.
	- ADC page: write address 0011h with 0Fh.
- 3. Writing the register content as shown in [Figure](#page-34-1) 70. When a page is selected, multiple writes into the same page can be done.

Figure 70. Serial Register Write Timing Diagram

ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

8.4.1.3 Serial Register Readout: Analog Bank

The content from one of the two analog banks can be read out by:

- 1. Driving the SEN pin low.
- 2. Selecting the page address of the register whose content must be read.
	- Master page: write address 0011h with 80h.
	- ADC page: write address 0011h with 0Fh.
- 3. Setting the R/W bit to 1 and write the address to be read back.
- 4. Reading back the register content on the SDOUT pin, as shown in [Figure](#page-35-1) 71. When a page is selected, multiple read backs from the same page can be done. SDOUT comes out at the SCLK falling edge with an approximate delay ($t_{SD-DELAY}$) of 68 ns; see [Figure](#page-37-1) 75.

Figure 71. Serial Register Read Timing Diagram

8.4.1.4 JESD Bank SPI Page Selection

The JESD SPI bank contains four pages (main digital, JESD digital, and JESD analog pages). The individual pages can be selected by:

1. Driving the SEN pin low.

36

- 2. Setting the M bit to 1 and specifying the page with two register writes. Note that the P bit must be set to 0, as shown in [Figure](#page-35-2) 72.
	- Write address 4003h with 00h (LSB byte of the page address).
	- Write address 4004h with the MSB byte of the page address.
		- For the main digital page: write address 4004h with 68h.
		- For the JESD digital page: write address 4004h with 69h.
		- For the JESD analog page: write address 4004h with 6Ah.

Figure 72. SPI Page Selection

FXAS NSTRUMENTS

8.4.1.5 Serial Register Write: JESD Bank

The ADS54J60 is a dual-channel device and the JESD204B portion is configured individually for each channel by using the CH bit. Note that the P bit must be set to 1 for register writes.

- 1. Drive the SEN pin low.
- 2. Select the JESD bank page. Note that the M bit $= 1$ and the P bit $= 0$.
	- Write address 4003h with 00h.
	- Write address 4005h with 01h to enable separate control for both channels.
		- For the main digital page: write address 4004h with 68h.
		- For the JESD digital page: write address 4004h with 69h.
		- For the JESD analog page: write address 4004h with 6Ah.
- 3. Set the M and P bits to 1, select channel A (CH = 0) or channel B (CH = 1), and write the register content as shown in [Figure](#page-36-0) 73. When a page is selected, multiple writes into the same page can be done.

Figure 73. JESD Serial Register Write Timing Diagram

8.4.1.5.1 Individual Channel Programming

By default, register writes are applied to both channels. To enable individual channel writes, write address 4005h with 01h (default is 00h).

8.4.1.6 Serial Register Readout: JESD Bank

The content from one of the pages of the JESD bank can be read out by:

- 1. Driving the SEN pin low.
- 2. Selecting the JESD bank page. Note that the M bit $= 1$ and the P bit $= 0$.
	- Write address 4003h with 00h.
	- Write address 4005h with 01h to enable separate control for both channels.
		- For the main digital page: write address 4004h with 68h.
		- For the JESD digital page: write address 4004h with 69h.
		- For the JESD analog page: write address 4004h with 6Ah.
- 3. Setting the R/W, M, and P bits to 1, selecting channel A or channel B, and writing the address to be read back.
- 4. Reading back the register content on the SDOUT pin; see [Figure](#page-37-0) 74. When a page is selected, multiple read backs from the same page can be done. SDOUT comes out at the SCLK falling edge with an approximate delay ($t_{SD-DELAY}$) of 68 ns; see [Figure](#page-37-1) 75.

[ADS54J60](http://www.ti.com.cn/product/cn/ads54j60?qgpn=ads54j60) ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

Figure 74. JESD Serial Register Read Timing Diagram

Figure 75. SDOUT Timing Diagram

8.4.2 JESD204B Interface

The ADS54J60 supports device subclass 1 with a maximum output data rate of 10.0 Gbps for each serial transmitter.

An external SYSREF signal is used to align all internal clock phases and the local multi-frame clock to a specific sampling clock edge, allowing synchronization of multiple devices in a system and minimizing timing and alignment uncertainty. The SYNC input is used to control the JESD204B SERDES blocks.

Depending on the ADC output data rate, the JESD204B output interface can be operated with either two or four lanes per single ADC; see [Figure](#page-38-0) 76. The JESD204B setup and configuration of the frame assembly parameters is controlled via the SPI interface.

Figure 76. ADS54J60 Block Diagram

The JESD204B transmitter block shown in [Figure](#page-38-1) 77 consists of the transport layer, the data scrambler, and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format. The link layer performs the 8b/10b data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally, data from the transport layer can be scrambled.

Figure 77. JESD204B Transmitter Block

8.4.2.1 JESD204B Initial Lane Alignment (ILA)

The initial lane alignment process is started when the receiving device de-asserts the SYNC signal, as shown in [Figure](#page-39-0) 78. When a logic low is detected on the SYNC input pin, the ADS54J60 starts transmitting comma (K28.5) characters to establish a code group synchronization.

When synchronization is complete, the receiving device asserts the $\overline{\text{SYNC}}$ signal and the ADS54J60 starts the initial lane alignment sequence with the next local multi-frame clock boundary. The ADS54J60 transmits four multi-frames, each containing K frames (K is SPI programmable). Each of the multi-frames contains the frame start and end symbols and the second multi-frame also contains the JESD204 link configuration data.

Figure 78. Lane Alignment Sequence

8.4.2.2 JESD204B Test Patterns

There are three different test patterns available in the transport layer of the JESD204B interface. The ADS54J60 supports a clock output, encoded test pattern, and an 12-octet RPAT pattern. These test patterns can be enabled via an SPI register write and are located in the JESD digital page of the JESD bank.

8.4.2.3 JESD204B Frame

The JESD204B standard defines the following parameters:

- L is the number of lanes per link.
- M is the number of converters per device.
- F is the number of octets per frame clock period, per lane.
- S is the number of samples per frame per converter.

8.4.2.4 JESD204B Frame

[Table](#page-40-0) 10 lists the available JESD204B formats and valid ranges for the ADS54J60 when the decimation filter is not used. The ranges are limited by the SERDES lane rate and the maximum ADC sample frequency.

	M	S	DECIMATION	MINIMUM RATES		MAXIMUM RATES	
				SAMPLING RATE (MSPS)	SERDES BIT RATE (Gbps)	SAMPLING RATE (MSPS)	SERDES BIT RATE (Gbps)
4	C		Not used	250	2.5	1000	10.0
4		4	Not used	250	2.5	1000	10.0
8		4	Not used	500	2.5	1000	5.0

Table 10. Default Interface Rates

NOTE

In the LMFS $= 8224$ row of [Table](#page-40-0) 10, the sample order in lane DA2 and DA3 are swapped.

The detailed frame assembly is shown in [Table](#page-40-1) 11.

Table 11. Default Frame Assembly

ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

8.4.2.5 JESD204B Frame Assembly with Decimation

[Table](#page-41-0) 12 lists the available JESD204B formats and valid ranges for the ADS54J60 when enabling the decimation filter. The ranges are limited by the SERDES line rate and the maximum ADC sample frequency.

[Table](#page-41-1) 13 lists the detailed frame assembly with different decimation options.

Table 12. Interface Rates with Decimation Filter

Table 13. Frame Assembly with Decimation Filter

(1) Keeping the same LMFS settings for both channels is recommended.
(2) The PULSE RESET register bit must be pulsed after the registers in the

The PULSE RESET register bit must be pulsed after the registers in the main digital page are programmed.

(3) The DEC MODE EN and DECFIL EN register bits are located in the main digital page, register 04Dh (bit 3) and register 041h (bit 4).

(4) The DECFIL MODE[3:0] register bits are located in the main digital page, register 041h (bits 5 and 2-0).

(5) The JESD FILTER register bits are located in the JESD digital page, register 001h (bits 5-3).

(6) The JESD MODE register bits are located in the JESD digital page, register 001h (bits 2:0).

(7) The JESD PLL MODE register bits are located in the JESD analog page, register 016h (bits 1-0).

(8) The LANE SHARE register bit is located in the JESD digital page, register 016h (bit 4).

(9) The DA_BUS_REORDER register bits are located in the JESD digital page, register 031h (bits 7-0).

(10) The DB_BUS_REORDER register bits are located in the JESD digital page, register 032h (bits 7-0).

(11) The BUS_REORDER EN1 register bit is located in the main digital page, register 052h (bit 7).

(12) The BUS_REORDER EN2 register bit is located in the main digital page, register 072h (bit 3).

[ADS54J60](http://www.ti.com.cn/product/cn/ads54j60?qgpn=ads54j60)

ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

8.4.2.5.1 JESD Transmitter Interface

Each of the 10.0-Gbps SERDES JESD transmitter outputs requires ac coupling between the transmitter and receiver. The differential pair must be terminated with 100-Ω resistors as close to the receiving device as possible to avoid unwanted reflections and signal degradation, as shown in [Figure](#page-43-0) 79.

Figure 79. Output Connection to Receiver

8.4.2.5.2 Eye Diagram

[Figure](#page-43-1) 80 to [Figure](#page-43-2) 83 show the serial output eye diagrams of the ADS54J60 at 5.0 Gbps and 10 Gbps with default and increased output voltage swing against the JESD204B mask.

8.5 Register Maps

[Figure](#page-44-0) 84 shows a conceptual diagram of the serial registers.

(1) Set the R/W bit to 1 when reading an estimate of the dc offset correction block, otherwise keep this bit at 0.

Figure 84. Serial Interface Registers

The ADS54J60 contains two main SPI banks. The analog SPI bank gives access to the ADC analog blocks and the digital SPI bank controls the interleaving engine and anything related to the JESD204B serial interface. The analog SPI bank is divided into two pages (master and ADC) and the digital SPI bank is divided into three pages (main digital, JESD digital, and JESD analog). [Table](#page-45-0) 15 lists a register map for the ADS54J60.

Register Maps (continued)

Table 15. Register Map

Register Maps (continued)

Table 15. Register Map (continued)

Register Maps (continued)

8.5.1 Example Register Writes

This section provides three different example register writes. [Table](#page-48-0) 16 describes a global power-down register write, [Table](#page-48-1) 17 describes the register writes when the default lane setting (eight active lanes per device) is changed to four active lanes (LMFS = 4211), and [Table](#page-48-2) 18 describes the register writes for 2X decimation with four active lanes (LMFS = 4222).

Table 16. Global Power Down

Table 17. Two Lanes per Channel Mode (LMFS = 4211)

Table 18. 2X Decimation (LPF for Both Channels) with Four Active Lanes (LMFS = 4222)

[Table](#page-48-3) 19 lists the access codes for the ADS54J60 registers.

[ADS54J60](http://www.ti.com.cn/product/cn/ads54j60?qgpn=ads54j60)

ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

8.5.2 Register Descriptions

8.5.2.1 General Registers

8.5.2.1.1 Register 0h (address = 0h)

Figure 85. Register 0h

Table 20. Register 0h Field Descriptions

8.5.2.1.2 Register 1h (address = 1h)

Figure 86. Register 1h

Table 21. Register 1h Field Descriptions

8.5.2.1.3 Register 2h (address = 2h)

Figure 87. Register 2h

Table 22. Register 2h Field Descriptions

8.5.2.1.4 Register 3h (address = 3h)

[ADS54J60](http://www.ti.com.cn/product/cn/ads54j60?qgpn=ads54j60) www.ti.com.cn ZHCSE42D –APRIL 2015–REVISED APRIL 2019

Figure 88. Register 3h

Table 23. Register 3h Field Descriptions

8.5.2.1.5 Register 4h (address = 4h)

Figure 89. Register 4h

Table 24. Register 4h Field Descriptions

8.5.2.1.6 Register 5h (address = 5h)

Figure 90. Register 5h

Table 25. Register 5h Field Descriptions

ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

8.5.2.1.7 Register 11h (address = 11h)

Figure 91. Register 11h

8.5.2.2 Master Page (080h) Registers

8.5.2.2.1 Register 20h (address = 20h), Master Page (080h)

Figure 92. Register 20h

Table 27. Registers 20h Field Descriptions

or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h.

00 = Both buffers of a channel are active. 11 = Both buffers are powered down.

There are two buffers per channel. One buffer drives two ADC

8.5.2.2.2 Register 21h (address = 21h), Master Page (080h)

cores.

PDN BUFFER CHx:

 $01-10 = Do$ not use.

Figure 93. Register 21h

 $3-0$ 0 0 W 0h Must write 0.

Figure 94. Register 23h

Table 29. Register 23h Field Descriptions

Texas **NSTRUMENTS**

8.5.2.2.4 Register 24h (address = 24h), Master Page (080h)

Figure 95. Register 24h

8.5.2.2.5 Register 26h (address = 26h), Master Page (080h)

Figure 96. Register 26h

Table 31. Register 26h Field Descriptions

8.5.2.2.6 Register 4Fh (address = 4Fh), Master Page (080h)

Figure 97. Register 4Fh

Table 32. Register 4Fh Field Descriptions

8.5.2.2.7 Register 53h (address = 53h), Master Page (080h)

0 0 0 0 0 0 0

Figure 98. Register 53h

7 6 5 4 3 2 1 0

W-0h R/W-0h W-0h W-0h W-0h W-0h R/W-0h R/W-0h

8.5.2.2.8 Register 54h (address = 54h), Master Page (080h)

Figure 99. Register 54h

Table 34. Register 54h Field Descriptions

EXAS ISTRUMENTS

EN SYSREF DC COUPLING

MANUAL SYSREF

8.5.2.2.9 Register 55h (address = 55h), Master Page (080h)

Figure 100. Register 55h

Table 35. Register 55h Field Descriptions

8.5.2.2.10 Register 59h (address = 59h), Master Page (080h)

Figure 101. Register 59h

Table 36. Register 59h Field Descriptions

8.5.2.3 ADC Page (0Fh) Register

8.5.2.3.1 Register 5F (address = 5F), ADC Page (0Fh)

Figure 102. Register 5F

Table 37. Register 5F Field Descriptions

8.5.2.4 Main Digital Page (6800h) Registers

8.5.2.4.1 Register 0h (address = 0h), Main Digital Page (6800h)

Figure 103. Register 0h

Table 38. Register 0h Field Descriptions

8.5.2.4.2 Register 41h (address = 41h), Main Digital Page (6800h)

Figure 104. Register 41h

Table 39. Register 41h Field Descriptions

Table 40. DECFIL MODE Bit Settings

8.5.2.4.3 Register 42h (address = 42h), Main Digital Page (6800h)

Table 41. Register 42h Field Descriptions

8.5.2.4.4 Register 43h (address = 43h), Main Digital Page (6800h)

Figure 106. Register 43h

Table 42. Register 43h Field Descriptions

8.5.2.4.5 Register 44h (address = 44h), Main Digital Page (6800h)

Figure 107. Register 44h

Table 43. Register 44h Field Descriptions

8.5.2.4.6 Register 4Bh (address = 4Bh), Main Digital Page (6800h)

Figure 108. Register 4Bh

8.5.2.4.7 Register 4Dh (address = 4Dh), Main Digital Page (6800h)

 $4-0$ 0 0 W 0h Must write 0

Figure 109. Register 4Dh

Table 45. Register 4Dh Field Descriptions

8.5.2.4.8 Register 4Eh (address = 4Eh), Main Digital Page (6800h)

Table 46. Register 4Eh Field Descriptions

8.5.2.4.9 Register 52h (address = 52h), Main Digital Page (6800h)

Figure 111. Register 52h

Table 47. Register 52h Field Descriptions

8.5.2.4.10 Register 72h (address = 72h), Main Digital Page (6800h)

Figure 112. Register 72h

Table 48. Register 72h Field Descriptions

8.5.2.4.11 Register ABh (address = ABh), Main Digital Page (6800h)

Figure 113. Register ABh

Table 49. Register ABh Field Descriptions

8.5.2.4.12 Register ADh (address = ADh), Main Digital Page (6800h)

Figure 114. Register ADh

Table 50. Register ADh Field Descriptions

8.5.2.4.13 Register F7h (address = F7h), Main Digital Page (6800h)

Figure 115. Register F7h

Table 51. Register F7h Field Descriptions

EXAS **STRUMENTS**

8.5.2.5 JESD Digital Page (6900h) Registers

8.5.2.5.1 Register 0h (address = 0h), JESD Digital Page (6900h)

Figure 116. Register 0h

Table 52. Register 0h Field Descriptions

Texas
Instruments

8.5.2.5.2 Register 1h (address = 1h), JESD Digital Page (6900h)

Figure 117. Register 1h

Table 54. Valid Combinations for JESD FILTER and JESD MODE Bits

8.5.2.5.3 Register 2h (address = 2h), JESD Digital Page (6900h)

Figure 118. Register 2h

8.5.2.5.4 Register 3h (address = 3h), JESD Digital Page (6900h)

Figure 119. Register 3h

Table 56. Register 3h Field Descriptions

8.5.2.5.5 Register 5h (address = 5h), JESD Digital Page (6900h)

Figure 120. Register 5h

Table 57. Register 5h Field Descriptions

STRUMENTS

EXAS

8.5.2.5.6 Register 6h (address = 6h), JESD Digital Page (6900h)

Figure 121. Register 6h

Bit Field Type Reset Description 7-5 0 W 0h Must write 0 4-0 FRAMES PER MULTI FRAME (K) R/W 8h These bits set the number of multi frames. Actual K is the value in hex $+ 1$ (that is, 0Fh is $K = 16$).

8.5.2.5.7 Register 7h (address = 7h), JESD Digital Page (6900h)

Figure 122. Register 7h

Table 59. Register 7h Field Descriptions

8.5.2.5.8 Register 16h (address = 16h), JESD Digital Page (6900h)

Figure 123. Register 16h

Table 60. Register 16h Field Descriptions

8.5.2.5.9 Register 31h (address = 31h), JESD Digital Page (6900h)

Figure 124. Register 31h

Table 61. Register 31h Field Descriptions

8.5.2.5.10 Register 32h (address = 32h), JESD Digital Page (6900h)

Figure 125. Register 32h

Table 62. Register 32h Field Descriptions

8.5.2.6 JESD Analog Page (6A00h) Registers

8.5.2.6.1 Register 12h (address = 12h), JESD Analog Page (6A00h)

Figure 126. Register 12h

Table 63. Register 12h-15h Field Descriptions

8.5.2.6.2 Registers 13h-15h (address = 13h-15h), JESD Analog Page (6A00h)

Figure 127. Register 13h

Figure 128. Register 14h

Figure 129. Register 15h

Table 64. Register 13h-15h Field Descriptions

8.5.2.6.3 Register 16h (address = 16h), JESD Analog Page (6A00h)

Figure 130. Register 16h

Table 65. Register 16h Field Descriptions

8.5.2.6.4 Register 17h (address = 17h), JESD Analog Page (6A00h)

Figure 131. Register 17h

Table 66. Register 17h Field Descriptions

70

8.5.2.6.5 Register 1Ah (address = 1Ah), JESD Analog Page (6A00h)

Figure 132. Register 1Ah

Table 67. Register 1Ah Field Descriptions

8.5.2.6.6 Register 1Bh (address = 1Bh), JESD Analog Page (6A00h)

Figure 133. Register 1Bh

Table 68. Register 1Bh Field Descriptions

EXAS **RUMENTS**

8.5.2.7 Offset Read Page (JESD BANK PAGE SEL = 6100h, JESD BANK PAGE SEL1 = 0000h) Registers

8.5.2.7.1 Register 068h (address = 068h), Offset Read Page

Figure 134. Register 068h

Table 69. Register 068h Field Descriptions

8.5.2.7.2 Register 069h (address = 069h), Offset Read Page

Figure 135. Register 069h

Table 70. Register 069h Field Descriptions

8.5.2.7.3 Registers 074h, 076h, 078h, 7Ah (address = 074h, 076h, 078h, 7Ah), Offset Read Page

Figure 136. Registers 074h, 076h, 078h, 7Ah

8.5.2.7.4 Registers 075h, 077h, 079h, 7Bh (address = 075h, 077h, 079h, 7Bh), Offset Read Page

Figure 137. Registers 075h, 077h, 079h, 7Bh

Table 72. Registers 075h, 077h, 079h, 7Bh Field Descriptions

8.5.2.8 Offset Load Page (JESD BANK PAGE SEL= 6100h, JESD BANK PAGE SEL1 = 0500h) Registers

8.5.2.8.1 Registers 00h, 04h, 08h, 0Ch (address = 00h, 04h, 08h, 0Ch), Offset Load Page

Figure 138. Registers 00h, 04h, 08h, 0Ch

Table 73. Registers 00h, 04h, 08h, 0Ch Field Descriptions

ISTRUMENTS

EXAS

8.5.2.8.2 Registers 01h, 05h, 09h, 0Dh (address = 01h, 05h, 09h, 0Dh), Offset Load Page

Figure 139. Registers 01h, 05h, 09h, 0Dh

Table 74. Registers 01h, 05h, 09h, 0Dh Field Descriptions

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Start-Up Sequence

The steps described in [Table](#page-74-0) 75 are recommended as the power-up sequence with the ADS54J60 in 20X mode $(LMFS = 8224)$.

Table 75. Initialization Sequence

Table 75. Initialization Sequence (continued)

9.1.2 Hardware Reset

[Figure](#page-76-0) 140 and [Table](#page-76-1) 76 show the timing for a hardware reset.

Figure 140. Hardware Reset Timing Diagram

9.1.3 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors: quantization noise, thermal noise, and jitter, as shown in [Equation](#page-76-2) 4. The quantization noise is typically not noticeable in pipeline converters and is 98 dB for a 16-bit ADC. The thermal noise limits the SNR at low input frequencies and the clock jitter sets the SNR for higher input frequencies.

$$
SNR_{ADC}[dBc] = -20log\sqrt{10^{-\frac{SNR_{Quantization Noise}}{20}}}^{2} + \left(10^{-\frac{SNR_{ThermalNoise}}{20}}\right)^{2} + \left(10^{-\frac{SNR_{ThermalNoise}}{20}}\right)^{2}
$$
\n(4)

The SNR limitation resulting from sample clock jitter can be calculated by [Equation](#page-76-3) 5:

$$
SNR_{jitter}[dBc] = -20log(2\pi \times f_{in} \times T_{jitter})
$$
\n(5)

The total clock jitter (T_{Jitter}) has two components: the internal aperture jitter (130 fs) is set by the noise of the clock input buffer and the external clock jitter. T_{Jitter} can be calculated by [Equation](#page-76-4) 6:

$$
T_{jitter} = \sqrt{\left(T_{jitter, Ext_Clock_Input}\right)^2 + \left(T_{Aperture_ADC}\right)^2}
$$
\n(6)

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.

XAS ISTRUMENTS

The ADS54J60 has a thermal noise of approximately 71.1 dBFS and an internal aperture jitter of 120 fs. The SNR, depending on the amount of external jitter for different input frequencies, is shown in [Figure](#page-77-1) 141.

Figure 141. SNR versus Input Frequency and External Clock Jitter

9.1.4 DC Offset Correction Block in the ADS54J60

The ADS54J60 employs eight dc offset correction blocks (four per channel, one per interleaving core). [Figure](#page-77-2) 142 shows a dc correction block diagram.

Figure 142. DC Offset Correction Block Diagram

The purpose of the dc offset correction block is to correct the dc offset of interleaving cores that mainly arise from the amplifier in the first pipeline stage. Any mismatch in dc offset among interleaving cores results in spurs at f_S / 4 and f_S / 2. The dc offset correction blocks estimate and correct the dc offset of an individual core, to the ideal mid-code value, and thereby remove the effect of offset mismatch.

The dc offset correction block can correct the dc offset of an individual core up to ± 1024 codes.

In applications involving dc-coupling between the ADC and the driver, the dc offset correction block can either be *bypassed* or *frozen* because the block cannot distinguish the external dc signal from the internal dc offset. [Figure](#page-78-0) 143 shows that when bypassed, the internal dc mismatch appears at dc, $f_S / 4$, and $f_S / 2$ frequency points and can be as big as –40 dBFS.

Figure 143. FFT After Bypassing the DC Offset Correction Block

9.1.4.1 Freezing the DC Offset Correction Block

After device is powered up, the dc offset correction block estimates the internal dc offset with the idle channel input before the block is frozen. When frozen, the correction block holds the last estimated value that belongs to the internal dc offset. After the correction block is frozen, an external signal can be applied.

9.1.4.2 Effect of Temperature

The internal dc offset of the individual cores changes with temperature, resulting in $f_S / 4$ and $f_S / 2$ spurs appearing again in the spectrum at a different temperature.

[Figure](#page-78-1) 144 shows a variation of the $f_S / 4$ spur over temperature for a typical device.

NOTE: The offset correction block was frozen at room temperature, then the temperature was varied from –40°C to +85°C.

Figure 144. Variation of the f^S / 4 Spur Over Temperature

Although some systems can accept such a variation in the $f_S / 4$ and $f_S / 2$ spurs across temperature, other systems may require the internal dc offset profile to be calibrated with temperature. To achieve this calibration, the device provides an option to read the internal estimate values from the correction block for each of the interleaving cores and also to load the values back to the correction block. For calibration, after power up, a temperature sweep can be performed with the idle channel input and the internal dc offset can be read back using the ADCx CORR INT EST register bits for salient temperature points. Then during operation, when temperature changes, the corresponding estimates can be externally loaded to the correction block using the ADCx_LOAD_EXT_EST register bits.

The dc offset corrector block is enabled by default. For a given channel, the device can disable and freeze the block, read the estimate of the block, and load the external estimate.

[Table](#page-79-0) 77 lists an example of required SPI writes for reading an internal estimate of the dc offset correction block, and then loading the estimate back to the corrector.

Table 77. Format (16-Bit Address, 8-Bit Data)

(1) The address field is represented in four hex bits in a-bcd format, where *a* contains information about the R/W, M, P, and CH bits, and *bcd* contain the actual address of the register.

[ADS54J60](http://www.ti.com.cn/product/cn/ads54j60?qgpn=ads54j60)

Table 77. Format (16-Bit Address, 8-Bit Data) (continued)

ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

9.1.5 Idle Channel Histogram

[Figure](#page-81-0) 145 shows a histogram of output codes when no signal is applied at the analog inputs of the ADS54J60. When the dc offset correction block of the device is bypassed, [Figure](#page-81-0) 146 shows that the output code histogram becomes multi-modal with as many as four peaks because the ADS54J60 is a 4-way interleaved ADC with each ADC core having a different internal dc offset.

When the dc offset correction block is frozen (instead of being bypassed), as shown in [Figure](#page-81-1) 147, the output code histogram improves (compared to when bypassed). However, when temperature changes, the dc offset difference among interleaving cores may increase, resulting in increased spacing between peaks in the histogram.

Figure 147. Idle Channel Histogram (No Signal at Analog Inputs, DC Offset Correction is Frozen)

9.2 Typical Application

The ADS54J60 is designed for wideband receiver applications demanding excellent dynamic range over a large input frequency range. A typical schematic for an ac-coupled receiver is shown in [Figure](#page-82-0) 148.

NOTE: GND = AGND and DGND connected in the PCB layout.

Figure 148. AC-Coupled Receiver

Typical Application (continued)

9.2.1 Design Requirements

9.2.1.1 Transformer-Coupled Circuits

Typical applications involving transformer-coupled circuits are discussed in this section. To achieve good phase and amplitude balances at the ADC inputs, surface-mount transformers can be used (for example, for frequencies up to 300 MHz, ADT1-1WT or WBC1-1 can be used and for higher input frequencies TC1-1-13M+ can be used). When designing dc driving circuits, the ADC input impedance must be considered. [Figure](#page-83-0) 149 and [Figure](#page-83-0) 150 show the impedance $(Z_{\text{IN}} = \overline{R}_{\text{IN}} || C_{\text{IN}})$ across the ADC input pins.

By using the simple drive circuit of [Figure](#page-83-1) 151, uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.

Figure 151. Input Drive Circuit

9.2.2 Detailed Design Procedure

For optimum performance, the analog inputs must be driven differentially. This architecture improves commonmode noise immunity and even-order harmonic rejection. A small resistor (5 Ω to 10 Ω) in series with each input pin is recommended to damp out ringing caused by package parasitics, as shown in [Figure](#page-83-1) 151.

Typical Application (continued)

9.2.3 Application Curves

[Figure](#page-84-0) 152 and [Figure](#page-84-0) 153 show the typical performance at 170 MHz and 230 MHz, respectively.

10 Power Supply Recommendations

The device requires a 1.15-V nominal supply for IOVDD, a 1.9-V nominal supply for DVDD, a 1.9-V nominal supply for AVDD, and a 3.0-V nominal supply for AVDD3V. For detailed information regarding the operating voltage minimum and maximum specifications of different supplies, see the *[Recommended](#page-6-0) Operating Conditions* table.

10.1 Power Sequencing and Initialization

[Figure](#page-85-1) 154 shows the suggested power-up sequencing for the device. Note that the 1.15-V IOVDD supply must rise before the 1.9-V DVDD supply. If the 1.9-V DVDD supply rises before the 1.15-V IOVDD supply, then the internal default register settings may not load properly. The other supplies (the 3-V AVDD3V and the 1.9-V AVDD), can come up in any order during the power sequence. The power supplies can ramp up at any rate and there is no hard requirement for the time delay between IOVDD ramp up to DVDD ramp-up (can be in orders of microseconds but is recommend to be a few milliseconds).

11 Layout

11.1 Layout Guidelines

The device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in [Figure](#page-87-0) 155. A complete layout of the EVM is available at the [ADS54J60](http://www.ti.com/lit/pdf/slau629) EVM folder. Some important points to remember during board layout are:

- Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions, as illustrated in the reference layout of [Figure](#page-87-0) 155 as much as possible.
- In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of [Figure](#page-87-0) 155 as much as possible.
- Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output traces must not be kept parallel to the analog input traces because this configuration can result in coupling from the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver [such as a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC)] must be matched in length to avoid skew among outputs.
- At each power-supply pin (AVDD, DVDD, or AVDDD3V), keep a 0.1-µF decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of 10-µF, 1-µF, and 0.1-µF capacitors can be kept close to the supply source.

NOTE

The PDN and SDOUT traces must be routed away from the analog input traces. When the PDN and SDOUT pins are programmed to carry OVR information, the proximity of these pins to the analog input traces may result in degradation of ADC performance because of coupling. For best performance, the PDN and SDOUT traces must not overlap or cross the path of the analog input traces even if routed on different layers of the PCB.

[ADS54J60](http://www.ti.com.cn/product/cn/ads54j60?qgpn=ads54j60)

ZHCSE42D –APRIL 2015–REVISED APRIL 2019 **www.ti.com.cn**

11.2 Layout Example

Figure 155. ADS54J60 EVM layout

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI),《*ADS54J20* 双通道 *12* 位 *1.0GSPS* [模数转换器》](http://www.ti.com/cn/lit/pdf/SBAS766)数据表
- 德州仪器 (TI),《*ADS54J40* 双通道 *14* 位 *1.0GSPS* [模数转换器》](http://www.ti.com/cn/lit/pdf/SBAS714)数据表
- 德州仪器 (TI),《*ADS54J42* 双通道 *14* 位 *625MSPS* [模数转换器》](http://www.ti.com/cn/lit/pdf/SBAS756)数据表
- 德州仪器 (TI),《具有集成 *DDC* 的 *[ADS54J66](http://www.ti.com/cn/lit/pdf/SBAS745)* 四通道 *14* 位 *500MSPS ADC*》数据表
- 德州仪器 (TI),《*ADS54J69* 双通道 *16* 位 *500MSPS* [模数转换器》](http://www.ti.com/cn/lit/pdf/SBAS713)数据表
- 德州仪器 (TI),《*[ADS54J60EVM](http://www.ti.com/cn/lit/pdf/SLAU629)* 用户指南》

12.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 [《使用条款》。](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

- **TI E2E™ Online [Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
- **Design [Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序 , 可 能会损坏集成电路。

 \triangle ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

12.6 术语表

[SLYZ022](http://www.ti.com/cn/lit/pdf/SLYZ022) — *TI* 术语表。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

TEXAS INSTRUMENTS

www.ti.com 5-Jan-2022

PACKAGE MATERIALS INFORMATION

TRAY

Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

PACKAGE OUTLINE

RMP0072A VQFN - 0.9 mm max height

VQFN

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RMP0072A VQFN - 0.9 mm max height

VQFN

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RMP0072A VQFN - 0.9 mm max height

VQFN

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI [的销售条款或](https://www.ti.com/legal/termsofsale.html) [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司