

具有集成式基准缓冲器和增强性能的 ADS891xB 18 位，高速 SAR ADC 特性

1 特性

- 分辨率：18 位
- 无延迟输出的高采样率：
 - ADS8910B: 1MSPS
 - ADS8912B: 500kSPS
 - ADS8914B: 250kSPS
- 集成 LDO 支持单电源操作
- 无压降的低功耗基准缓冲器
- 出色的交流和直流性能：
 - SNR: 102.5dB, THD: -125dB
 - INL: ± 0.5 LSB
 - DNL: ± 0.2 LSB、18 位、无丢失码
- 宽输入范围：
 - 单极差分输入范围: $\pm V_{REF}$
 - V_{REF} 输入范围: 2.5V 至 5V
- 单电源低功耗运行 (包括内部基准缓冲器和 LDO)
 - ADS8910B: 1MSPS 时为 21mW
 - ADS8912B: 500kSPS 时为 16mW
 - ADS8914B: 250kSPS 时为 14mW
- 增强型 SPI 数字接口
 - 接口 SCLK: 1MSPS 时为 20MHz。
 - 可配置数据奇偶校验输出
- 扩展温度范围: -40°C 至 +125°C
- 小型封装: 4mm x 4mm 超薄四方扁平无引线 (VQFN) 封装

2 应用

- 测试和测量
- 医疗成像
- 高精度、高速数据采集

3 说明

ADS8910B、ADS8912B 和 ADS8914B (ADS891xB) 属于引脚对引脚兼容的高速、单通道、高精度、基于 18 位逐次逼近型寄存器 (SAR) 的模数转换器 (ADC) 系列，且带有集成式基准缓冲器和集成式低压差稳压器 (LDO)。该器件系列包括 ADS890xB (20 位) 和 ADS892xB (16 位) 这两种分辨率型号。

借助 TI 的增强型 SPI 特性，ADS891xB 可提高模拟性能，同时保持高分辨率数据传输。增强型 SPI 支持 ADS89xxB 以较低时钟速度实现高吞吐量，从而简化板布局并降低系统成本。增强型 SPI 也简化了数据计时，从而使器件成为 FPGA、DSP 等应用的理想选择。ADS89xxB 兼容标准 SPI 接口。

ADS891xB 具有内部数据奇偶校验功能，可以将其附加到 ADC 数据输出。主机使用奇偶校验位进行的 ADC 数据验证提高了系统可靠性。


1MSPS 时的 SPI 接口时钟

器件分辨率	3 线 SPI	3 线增强型 SPI
20 位	70MHz	22MHz
18 位	58MHz	20MHz
16 位	52MHz	18MHz


(1) 有关增强型 SPI 的全部特性，请参阅 [部分](#)。

使用 ADS89xxB 集成功能轻松实现 系统设计

Multi-ADC System With Single Supply and Reference



Lowest Clock Speeds at 1-MSPS Using 3-Wire Enhanced-SPI



目录

1	特性	1	7.5	Programming.....	27
2	应用	1	7.6	Register Maps	51
3	说明	1	8	Application and Implementation	57
4	Revision History.....	2	8.1	Application Information.....	57
5	Pin Configuration and Functions	4	8.2	Typical Application	59
6	Specifications.....	6	9	Power-Supply Recommendations.....	64
6.1	Absolute Maximum Ratings	6	10	Layout.....	65
6.2	ESD Ratings.....	6	10.1	Layout Guidelines	65
6.3	Recommended Operating Conditions.....	6	10.2	Layout Example	66
6.4	Thermal Information	6	11	器件和文档支持	67
6.5	Electrical Characteristics.....	7	11.1	Documentation Support	67
6.6	Timing Requirements	9	11.2	相关链接	67
6.7	Switching Characteristics	10	11.3	Receiving Notification of Documentation Updates	67
6.8	Typical Characteristics	14	11.4	社区资源	67
7	Detailed Description	18	11.5	商标	68
7.1	Overview	18	11.6	静电放电警告	68
7.2	Functional Block Diagram	18	11.7	Glossary	68
7.3	Feature Description.....	19	12	机械、封装和可订购信息.....	68
7.4	Device Functional Modes.....	25			

4 Revision History


注：之前版本的页码可能与当前版本有所不同。

Changes from Revision A (July 2016) to Revision B	Page
• 已更改 首页图	1
• Changed REFBUFOUT pin description from "Reference buffer output, ADC reference input" to "Internal reference buffer output, external reference input"	4
• Changed DV _{DD} range in condition line of Electrical Characteristics from 2.35 V to 3.6 V to 1.65 V to 5.5 V	7
• Changed maximum value for DV _{DD} range in specifications tables from 3.6 V to 5.5 V	7
• Added T _A = 25°C to reference buffer offset voltage test condition in <i>Electrical Characteristics</i> table	7
• Changed input offset thermal drift typ value from 10 to 1	7
• Added 100-kHz condition to SNR and THD parameters in the Electrical Characteristics	8
• Added f _{IN} = 2 kHz test condition to SFDR in <i>Electrical Characteristics</i> table	8
• Added new conditions to serial clock frequency in the <i>Timing Requirements</i> table	9
• Added serial clock frequency conditions in <i>Timing Characteristics</i> table	9
• Added strobe output time to <i>Switching Characteristics</i> table	10
• Added Figure 26, <i>Noise Performance vs Input Frequency</i>	16
• Added Figure 27, <i>Distortion Performance vs Input Frequency</i>	16
• Added descriptive text and one figure to the <i>Reference Buffer Module</i> section	19
• Changed t _{d_RVS} to t _{d_CSRDY} in step 3 of <i>Data Transfer Frame</i> section	31
• Deleted text from first note element regarding data transfer activity in zone 2	34
• Added new note (1) for SCLK in Table 9	44
• Changed <i>Data Acquisition (DAQ) Circuit for Lowest Distortion and Noise Performance...</i> section for clarity	59
• Added more design parameters to <i>Design Parameters</i> table	59
• Changed <i>Detailed Design Procedure</i> section for clarity	60
• Added two new application curves	60
• Added new typical application subsection	61
• Added text to <i>Power-Supply Recommendations</i> section for clarity	64

Changes from Original (June 2016) to Revision A**Page**

-
- 已更改 将“产品预览”更改为“生产数据” 1
 - Changed DV_{DD} specified throughput value in the *Recommended Operating Conditions* from 3.6 V to 5.5 V 6
-

5 Pin Configuration and Functions



Pin Functions

PIN		FUNCTION	DESCRIPTION
NAME	NO.		
AINM	10	Analog input	Negative analog input
AINP	9	Analog input	Positive analog input
\overline{CS}	24	Digital input	Chip-select input pin; active low The device takes control of the data bus when \overline{CS} is low. The SDO-x pins go to Hi-Z when \overline{CS} is high.
CONVST	1	Digital input	Conversion start input pin. A CONVST rising edge brings the device from ACQ state to CNV state.
DECAP	13, 14	Power supply	Place decoupling capacitor here for internal power supply. Short pin 13 and 14 together.
DVDD	16	Power supply	Interface power supply pin
GND	11, 15	Power supply	Ground
NC	6	No connection	Float these pins; no external connection.
REFBUFOUT	5, 7	Analog input/output	Internal reference buffer output, external reference input. Short pin 5 and 7 together.
REFIN	3	Analog input	Reference voltage input
REFM	4, 8	Analog input	Reference ground potential
\overline{RST}	2	Digital input	Asynchronous reset input pin. A low pulse on the \overline{RST} pin resets the device. All register bits return to the default state.
RVDD	12	Power supply	Analog power supply pin.
RVS	21	Digital output	Multifunction output pin. With \overline{CS} held high, RVS reflects the status of the internal ADCST signal. With \overline{CS} low, the status of RVS depends on the output protocol selection.
SCLK	23	Digital input	Clock input pin for the serial interface. All system-synchronous data transfer protocols are timed with respect to the SCLK signal.
SDI	22	Digital input	Serial data input pin. This pin is used to feed data or commands into the device.

Pin Functions (continued)

PIN		FUNCTION	DESCRIPTION
NAME	NO.		
SDO-0	20	Digital output	Serial communication pin: data output 0
SDO-1	19	Digital output	Serial communication pin: data output 1
SDO-2	18	Digital output	Serial communication pin: data output 2
SDO-3	17	Digital output	Serial communication pin: data output 3
Thermal pad		Supply	Exposed thermal pad; connect to GND.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
RVDD to GND	-0.3	7	V
DVDD to GND	-0.3	7	V
REFIN to REFM	-0.3	RV _{DD} + 0.3	V
REFM to GND	-0.1	0.1	V
Analog Input (AINP, AINM) to GND	-0.3	V _{REF} + 0.3	V
Digital input ($\overline{\text{RST}}$, CONVST, $\overline{\text{CS}}$, SCLK, SDI) to GND	-0.3	DV _{DD} + 0.3	V
Digital output (RVS, SDO-0, SDO-1, SDO-2, SDO-3) to GND	-0.3	DV _{DD} + 0.3	V
Analog Input (AINP, AINM) to RVDD and GND	-130	130	mA
Operating free-air temperature, T _A	-40	125	°C
Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
RV _{DD}	Analog supply voltage (RVDD to AGND)	3	5	5.5	V
DV _{DD}	Digital supply voltage (DVDD to AGND)	Operating	1.65	3	5.5
		Specified throughput	2.35	3	5.5
V _{REF}	Reference input voltage on REFIN	2.5		RV _{DD} - 0.3	V
C _{REFBUF}	External ceramic decoupling capacitor	10	22		μF
R _{ESR}	External series resistor	0	1	1.3	Ω
T _A	Specified free-air operating temperature	-40	25	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ADS891xB	UNITS
		RGE (VQFN)	
		24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	31.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	29.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	8.9	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.3	°C/W
ψ _{JB}	Junction-to-board characterization parameter	8.9	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	2.0	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

At $V_{DD} = 5.5\text{ V}$, $DV_{DD} = 1.65\text{ V}$ to 5.5 V , $V_{REF} = 5\text{ V}$, and maximum throughput (unless otherwise noted). Minimum and maximum values at $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$; typical values at $T_A = 25^\circ\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
FSR	Full-scale input range (AINP – AINM)		$-V_{REF}$		V_{REF}	V
V_{IN}	Absolute input voltage (AINP and AINM to REFM)		0		V_{REF}	V
V_{CM}	Common-mode voltage (AINP + AINM) / 2		$(V_{REF} / 2) - 0.1$	$V_{REF} / 2$	$(V_{REF} / 2) + 0.1$	V
C_{IN}	Input capacitance	Sample mode		60		pF
		Hold mode		4		pF
VOLTAGE REFERENCE INPUT (REFIN)						
I_{REF}	Reference input current	$V_{REF} = 5\text{ V}$		0.1	1	μA
C_{REF}	Internal capacitance			10		pF
REFERENCE BUFFER OUTPUT (REFBUFOUT)						
$V_{(RO)}$	Reference buffer offset voltage ($V_{REFBUFOUT} - V_{REF}$)	With EN_MARG = 0b ⁽¹⁾ , $T_A = 25^\circ\text{C}$ ⁽²⁾	-250		250	μV
C_{REFBUF}	External ceramic decoupling capacitor		10	22		μF
R_{ESR}	External series resistor		0	1	1.3	Ω
I_{SHRT}	Short-circuit current			30		mA
	Margining range	With EN_MARG = 1b ⁽¹⁾		± 4.5		mV
	Margining resolution	With EN_MARG = 1b ⁽¹⁾		280		μV
DC ACCURACY⁽³⁾ ($C_{REFBUF} = 22\ \mu\text{F}$, $R_{ESR} = 1\ \Omega$)						
	Resolution			18		Bits
NMC	No missing codes		18			Bits
INL	Integral nonlinearity ⁽⁴⁾		-1.5	± 0.5	1.5	LSB ⁽⁵⁾
DNL	Differential nonlinearity ⁽⁴⁾		-0.5	± 0.2	0.5	LSB ⁽⁵⁾
$E_{(IO)}$	Input offset error ⁽⁴⁾	$T_A = 25^\circ\text{C}$ ⁽²⁾	-3	± 0.5	3	LSB ⁽⁵⁾
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ ⁽²⁾	-20	± 3	20	
dV_{OS}/dT	Input offset thermal drift ⁽²⁾			1		$\mu\text{V}/^\circ\text{C}$
G_E	Gain error ⁽⁴⁾	EN_MARG = 0b ⁽¹⁾⁽⁶⁾	-0.02	± 0.005	0.02	%FSR
dG_E/dT	Gain error thermal drift	EN_MARG = 0b ⁽¹⁾⁽⁶⁾		2.5		ppm/ $^\circ\text{C}$
TNS	Transition noise			0.72		LSB ⁽⁵⁾
	First output code deviation for burst-mode data acquisition	See Reference Buffer Module	-3		3	TNS
CMRR	Common-mode rejection ratio	dc to 20 kHz		80		dB
SAMPLING DYNAMICS						
	Aperture delay			4		ns
t_{j-rms}	Aperture jitter			2		ps RMS
$f_{3-DB(\text{small})}$	Small-signal bandwidth			23		MHz

(1) See the [REF_MRG Register](#).

(2) For selected V_{REF} , see the [OFST_CAL Register](#).

(3) While operating with internal reference buffer and LDO.

(4) See [Figure 8](#), [Figure 9](#), [Figure 14](#), and [Figure 15](#) for statistical distribution data for DNL, INL, offset, and gain error parameters.

(5) LSB = least-significant bit. 1 LSB at 18-bit resolution is approximately 3.8 ppm.

(6) Includes internal reference buffer errors and drifts.

Electrical Characteristics (continued)

At $R_{V_{DD}} = 5.5\text{ V}$, $DV_{DD} = 1.65\text{ V to }5.5\text{ V}$, $V_{REF} = 5\text{ V}$, and maximum throughput (unless otherwise noted).
Minimum and maximum values at $T_A = -40^\circ\text{C to }+125^\circ\text{C}$; typical values at $T_A = 25^\circ\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC ACCURACY⁽³⁾⁽⁷⁾ ($C_{REFBUF} = 22\ \mu\text{F}$, $R_{ESR} = 1\ \Omega$)						
SINAD	Signal-to-noise + distortion	$f_{IN} = 2\text{ kHz}$	100	102.48		dB
SNR	Signal-to-noise ratio	$f_{IN} = 2\text{ kHz}$	101	102.5		dB
		$f_{IN} = 100\text{ kHz}$		99		
THD	Total harmonic distortion	$f_{IN} = 2\text{ kHz}$		-125		dB
		$f_{IN} = 100\text{ kHz}$		-110		
SFDR	Spurious-free dynamic range	$f_{IN} = 2\text{ kHz}$		125		dB
LDO OUTPUT (DECAP)						
V_{LDO}	LDO output voltage (DECAP pins)			2.85		V
C_{LDO}	External ceramic capacitor on DECAP pins		1			μF
t_{PU_LDO}	LDO power-up time	$C_{LDO} = 1\ \mu\text{F}$, $R_{V_{DD}} > V_{LDO}$		1		ms
$I_{SHRT-LDO}$	Short-circuit current			100		mA
DIGITAL INPUTS						
V_{IH}	High-level input voltage	$1.65\text{ V} < DV_{DD} < 2.3\text{ V}$	$0.8\ DV_{DD}$		$DV_{DD} + 0.3$	V
		$2.3\text{ V} < DV_{DD} < 5.5\text{ V}$	$0.7\ DV_{DD}$		$DV_{DD} + 0.3$	
V_{IL}	Low-level input voltage	$1.65\text{ V} < DV_{DD} < 2.3\text{ V}$	-0.3		$0.2\ DV_{DD}$	V
		$2.3\text{ V} < DV_{DD} < 5.5\text{ V}$	-0.3		$0.3\ DV_{DD}$	
	Input current			± 0.01	0.1	μA
DIGITAL OUTPUTS						
V_{OH}	High-level output voltage	$I_{OH} = 500\text{-}\mu\text{A source}$	$0.8\ DV_{DD}$		DV_{DD}	V
V_{OL}	Low-level output voltage	$I_{OH} = 500\text{-}\mu\text{A sink}$	0		$0.2\ DV_{DD}$	V
POWER SUPPLY						
I_{RVDD}	Analog supply current	ADS8910B at $R_{V_{DD}} = 5\text{ V}$, 1-MSPS		4.2	5.8	mA
		ADS8912B at $R_{V_{DD}} = 5\text{ V}$, 500-KSPS		3.2	4	mA
		ADS8914B at $R_{V_{DD}} = 5\text{ V}$, 250-KSPS		2.8	3.6	mA
		Static, no conversion		970		μA
		Static, $PD_ADC = 1b^{(8)}$		900		μA
		Static, $PD_REFBUF = 1b^{(8)}$		120		μA
		Static, $PD_ADC = 1b$ and $PD_REFBUF = 1b^{(8)}$		40		μA
I_{DVDD}	Digital supply current	$DV_{DD} = 3\text{ V}$, $C_{LOAD} = 10\text{ pF}$, no conversion		1		μA
P_{RVDD}	Power dissipation	ADS8910B at $R_{V_{DD}} = 5\text{ V}$, 1-MSPS		21	29	mW
		ADS8912B at $R_{V_{DD}} = 5\text{ V}$, 500-KSPS		16	20	
		ADS8914B at $R_{V_{DD}} = 5\text{ V}$, 250-KSPS		14	18	

(7) For $V_{IN} = -0.1\text{ dBFS}$.

(8) See the [PD_CNTL Register](#).

6.6 Timing Requirements

		MIN	TYP	MAX	UNIT	TIMING DIAGRAM
CONVERSION CYCLE						
f_{cycle}	Sampling frequency	ADS8910B		1000	kHz	Figure 1
		ADS8912B		500		
		ADS8914B		250		
t_{cycle}	ADC cycle-time period	ADS8910B	1		μs	
		ADS8912B	2			
		ADS8914B	4			
$t_{\text{wh_CONVST}}$	Pulse duration: CONVST high	30			ns	
$t_{\text{wl_CONVST}}$	Pulse duration: CONVST low	30			ns	
t_{acq}	Acquisition time	300			ns	
$t_{\text{qt_acq}}$	Quiet acquisition time	30			ns	
$t_{\text{d_onvcap}}$	Quiet aperture time	20			ns	
ASYNCHRONOUS RESET, AND LOW POWER MODES						
$t_{\text{wl_RST}}$	Pulse duration: $\overline{\text{RST}}$ low	100			ns	Figure 2
SPI-COMPATIBLE SERIAL INTERFACE						
f_{CLK}	Serial clock frequency	$2.35\text{ V} \leq \text{DV}_{\text{DD}} \leq 5.5\text{ V}$, $T_{\text{A}} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{\text{IH}} > 0.7\text{ DV}_{\text{DD}}$, $V_{\text{IL}} < 0.3\text{ DV}_{\text{DD}}$		70	MHz	Figure 3
		$1.65\text{ V} \leq \text{DV}_{\text{DD}} < 2.35\text{ V}$, $T_{\text{A}} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{\text{IH}} > 0.8\text{ DV}_{\text{DD}}$, $V_{\text{IL}} < 0.2\text{ DV}_{\text{DD}}$		20		
		$1.65\text{ V} \leq \text{DV}_{\text{DD}} < 2.35\text{ V}$, $T_{\text{A}} = 0^{\circ}\text{C}$ to $+60^{\circ}\text{C}$, $V_{\text{IH}} > 0.8\text{ DV}_{\text{DD}}$, $V_{\text{IL}} < 0.2\text{ DV}_{\text{DD}}$		57		
		$1.65\text{ V} \leq \text{DV}_{\text{DD}} < 2.35\text{ V}$, $T_{\text{A}} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{\text{IH}} > 0.9\text{ DV}_{\text{DD}}$, $V_{\text{IL}} < 0.1\text{ DV}_{\text{DD}}$		68		
t_{CLK}	Serial clock time period	$1/f_{\text{CLK}}$			ns	Figure 3
$t_{\text{ph_CK}}$	SCLK high time	0.45		0.55	t_{CLK}	Figure 3
$t_{\text{pl_CK}}$	SCLK low time	0.45		0.55	t_{CLK}	
$t_{\text{su_CSCK}}$	Setup time: $\overline{\text{CS}}$ falling to the first SCLK capture edge	12			ns	
$t_{\text{su_CKDI}}$	Setup time: SDI data valid to the SCLK capture edge	1.5			ns	
$t_{\text{ht_CKDI}}$	Hold time: SCLK capture edge to (previous) data valid on SDI	1			ns	
$t_{\text{ht_CKCS}}$	Delay time: last SCLK falling to $\overline{\text{CS}}$ rising	7			ns	
SOURCE-SYNCHRONOUS SERIAL INTERFACE (External Clock)⁽¹⁾						
f_{CLK}	Serial clock frequency	SDR (DATA_RATE = 0b), $2.35\text{ V} \leq \text{DV}_{\text{DD}} \leq 5.5\text{ V}$		70	MHz	Figure 4, see Data Transfer Protocols
		DDR (DATA_RATE = 1b), $2.35\text{ V} \leq \text{DV}_{\text{DD}} \leq 5.5\text{ V}$		35		
t_{CLK}	Serial clock time period	$1/f_{\text{CLK}}$			ns	

(1) The external clock option is not recommended when operating with $\text{DV}_{\text{DD}} < 2.35\text{ V}$. See Table 9.

6.7 Switching Characteristics

At $V_{DD} = 5.5\text{ V}$, $DV_{DD} = 1.65\text{ V to }5.5\text{ V}$, $V_{REF} = 5\text{ V}$, and maximum throughput (unless otherwise noted). Minimum and maximum values at $T_A = -40^\circ\text{C to }+125^\circ\text{C}$; typical values at $T_A = 25^\circ\text{C}$.

PARAMETER		MIN	TYP	MAX	UNIT	TIMING DIAGRAM
CONVERSION CYCLE						
t_{conv}	Conversion time	ADS8910B		640	ns	Figure 1
		ADS8912B	1100	1200		
		ADS8914B	2400	2500		
ASYNCHRONOUS RESET, AND LOW POWER MODES						
t_{d_rst}	Delay time: $\overline{\text{RST}}$ rising to RVS rising			3	ms	Figure 2
t_{PU_ADC}	Power-up time for converter module	1			ms	See PD_CNTL Register
t_{PU_REFBUF}	Power-up time for internal reference buffer, $C_{REFBUF} = 22\ \mu\text{F}$	10			ms	
t_{PU_Device}	Power-up time for device $C_{LDO} = 1\ \mu\text{F}$, $C_{REFBUF} = 22\ \mu\text{F}$	10			ms	
SPI-COMPATIBLE SERIAL INTERFACE						
t_{den_CSDO}	Delay time: $\overline{\text{CS}}$ falling to data enable			9	ns	Figure 3
t_{dz_CSDO}	Delay time: $\overline{\text{CS}}$ rising to SDO going to Hi-Z			10	ns	
t_{d_CKDO}	Delay time: SCLK launch edge to (next) data valid on SDO			13	ns	
$t_{d_CSRDY_f}$	Delay time: $\overline{\text{CS}}$ falling to RVS falling			12	ns	Figure 4
$t_{d_CSRDY_r}$	Delay time: $\overline{\text{CS}}$ rising to RVS rising	After NOP operation		30	ns	Figure 4
		After WR or RD operation		120		
SOURCE-SYNCHRONOUS SERIAL INTERFACE (External Clock)⁽¹⁾						
$t_{d_CKSTR_r}$	Delay time: SCLK launch edge to RVS rising			13	ns	Figure 4
$t_{d_CKSTR_f}$	Delay time: SCLK launch edge to RVS falling			13	ns	
$t_{off_STRDO_f}$	Time offset: RVS falling to (next) data valid on SDO	-2		2	ns	
$t_{off_STRDO_r}$	Time offset: RVS rising to (next) data valid on SDO	-2		2	ns	
t_{ph_STR}	Strobe output high time, $2.35\text{ V} \leq DV_{DD} \leq 5.5\text{ V}$	0.45		0.55	t_{STR}	
t_{pl_STR}	Strobe output low time, $2.35\text{ V} \leq DV_{DD} \leq 5.5\text{ V}$	0.45		0.55	t_{STR}	
SOURCE-SYNCHRONOUS SERIAL INTERFACE (Internal Clock)						
t_{d_CSSTR}	Delay time: $\overline{\text{CS}}$ falling to RVS rising	15		50	ns	Figure 5
t_{STR}	Strobe output time period	INTCLK option		15	ns	
		INTCLK / 2 option		30		
		INTCLK / 4 option		60		
t_{ph_STR}	Strobe output high time	0.45		0.55	t_{STR}	
t_{pl_STR}	Strobe output low time	0.45		0.55	t_{STR}	

(1) The external clock option is not recommended when operating with $DV_{DD} < 2.35\text{ V}$. See Table 9.




Figure 1. Conversion Cycle Timing





Figure 2. Asynchronous Reset Timing



(1) The SCLK polarity, launch edge, and capture edge depend on the SPI protocol selected.

Figure 3. SPI-Compatible Serial Interface Timing




Figure 4. Source-Synchronous Serial Interface Timing (External Clock)










Figure 5. Source-Synchronous Serial Interface Timing (Internal Clock)


6.8 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $R_{V_{DD}} = 5.5\text{ V}$, $DV_{DD} = 3\text{ V}$, $V_{REF} = 5\text{ V}$, and maximum-rated throughput (unless otherwise noted)



Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $R_{V_{DD}} = 5.5\text{ V}$, $DV_{DD} = 3\text{ V}$, $V_{REF} = 5\text{ V}$, and maximum-rated throughput (unless otherwise noted)



Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $R_{V_{DD}} = 5.5\text{ V}$, $DV_{DD} = 3\text{ V}$, $V_{REF} = 5\text{ V}$, and maximum-rated throughput (unless otherwise noted)




Figure 18. Gain Error vs Temperature




Figure 19. Gain Error vs Reference Voltage




Figure 20. DC Input Histogram




Figure 21. Typical FFT




Figure 22. Noise Performance vs Temperature





Figure 23. Distortion Performance vs Temperature

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $R_{V_{DD}} = 5.5\text{ V}$, $DV_{DD} = 3\text{ V}$, $V_{REF} = 5\text{ V}$, and maximum-rated throughput (unless otherwise noted)



7 Detailed Description

7.1 Overview

The ADS891xB is a family of high-speed, successive approximation register (SAR), analog-to-digital converters (ADC) based on a charge redistribution architecture. These compact devices integrate a reference buffer and LDO, and feature high performance at a high throughput rate with low power consumption.

This device family supports unipolar, fully differential, analog input signals. The integrated reference buffer supports the burst mode of data acquisition for external reference voltages in the range 2.5 V to 5 V, and offers a wide selection of input ranges without additional input scaling.


When a conversion is initiated, the differential input between the AINP and AINM pins is sampled on the internal capacitor array. The device uses an internal clock to perform conversions. During the conversion process, both analog inputs are disconnected from the internal circuit. At the end of conversion process, the device reconnects the sampling capacitors to the AINP and AINM pins and enters an acquisition phase.

The integrated LDO allows the device to operate on a single supply, V_{DD} . The device consumes only 21 mW, 16 mW, or 14 mW of power when operating at the rated maximum throughput of 1 MSPS, 500 kSPS, or 250 kSPS, respectively, with the internal reference buffer and LDO enabled.

The enhanced multiSPI™ digital interface is backward-compatible with traditional SPI protocol. Configurable features simplify board layout, timing, and firmware, and support high throughput at lower clock speeds, thus allowing an easy interface with a variety of microcontrollers, DSPs, and FPGAs.

The ADS891xB enables test and measurement, medical, and industrial applications to achieve fast, low-noise, low-distortion, low-power data acquisition in small form factors.

7.2 Functional Block Diagram



7.3 Feature Description

From a functional perspective, the device comprises four modules: the low-dropout regulator (LDO), the reference buffer (BUF), the converter (SAR ADC), and the interface (multiSPI digital interface), as shown in the [Functional Block Diagram](#) section.

The LDO module is powered by the R_{VDD} supply, and generates the bias voltage for internal circuit blocks of the device. The reference buffer module buffers the external reference voltage source from the dynamic, capacitive switching load present on the reference pins during the conversion process. The converter module samples and converts the analog input into an equivalent digital output code. The interface module facilitates communication and data transfer between the device and the host controller.

7.3.1 LDO Module

To enable single-supply operation, the device features an internal low-dropout regulator (LDO). The LDO is powered by the R_{VDD} supply, and the output is available on the two DECAP pins. This LDO output powers the critical analog blocks within the device, and must not be used for any other external purposes.

Short the two DECAP pins together, and decouple with the GND pin by placing a 1- μ F, X7R-grade, ceramic capacitor with a 10-V rating, as shown in [Figure 30](#). There is no upper limit on the value of the decoupling capacitor; however, a larger decoupling capacitor results in a longer power-up time for the device. See the [Layout](#) section for layout recommendations.




Figure 30. Internal LDO Connections

7.3.2 Reference Buffer Module

On the CONVST rising edge, the device moves from ACQ state to CONV state, and the internal capacitors are switched to the REFBUFOUT pins as per the successive approximation algorithm. Most of the switching charge required during the conversion process is provided by external decoupling capacitor C_{REFBUF} . If the charge lost from the C_{REFBUF} is not replenished before the next CONVST rising edge, the voltage on REFBUFOUT pins is less than $V_{REFBUFOUT}$. The subsequent conversion occurs with this different reference voltage, and causes a proportional error in the output code. The internal reference buffer of the device maintains the voltage on REFBUFOUT pins within 0.5-LSB of $V_{REFBUFOUT}$. All the performance characteristics of the device are specified with the internal reference buffer and specified values of C_{REFBUF} and R_{ESR} .

In burst-mode of operation, the device stays in ACQ state for a long duration of time and then performs a burst of conversions. During the acquisition state (ACQ), the sampling capacitor (C_S) is connected to the differential input pins and no charge is drawn from the REFBUFOUT pins. However, during the very first conversion cycle, there is a step change in the current drawn from the REFBUFOUT pins. This sudden change in load triggers a transient settling response in the reference buffer. For a fixed input voltage, any transient settling error at the end of the conversion cycle results in a change in output codes over the subsequent conversions, as shown in [Figure 31](#). The internal reference buffer of the ADS89xxB, when used with the recommended values of C_{REFBUF} and R_{ESR} , keeps the transient settling error at the end of each conversion cycle within 0.5-LSB. Therefore, the device supports burst-mode of operation with every conversion result being as per the datasheet specifications.

Feature Description (continued)




Figure 31. ADC Output Codes in Burst-Mode Operation With Various ADC Reference Buffers

Figure 32 shows the block diagram of the internal reference buffer.




Figure 32. Internal Reference Buffer Block Diagram

The input range for the device is set by the external voltage applied at the REF pin (V_{REF}). The REF pin has electrostatic discharge (ESD) protection diodes to the RVDD and GND pins. For minimum input offset error (see $E_{(IO)}$ specified in the [Electrical Characteristics](#)), set the REF_SEL[2:0] bits to the value closest to V_{REF} (see the [OFST_CAL](#) register).

The internal reference buffer has a typical gain of 1 V/V with minimal offset error (see $V_{(RO)}$ specified in the [Electrical Characteristics](#)), and the output of the buffer is available between the REFBUFOUT pins and the REF pins. Set the REF_OFST[4:0] bits to add or subtract an intentional offset voltage (see the [REF_MRG](#) register).

Figure 33 shows the external connections required for the internal reference buffer.

Feature Description (continued)

7.3.3.1 Sample-and-Hold Circuit

These devices support unipolar, fully differential, analog input signals. [Figure 35](#) shows a small-signal equivalent circuit of the sample-and-hold circuit. Each sampling switch is represented by a resistance (R_{S1} and R_{S2} , typically $50\ \Omega$) in series with an ideal switch (SW_1 and SW_2). The sampling capacitors, C_{S1} and C_{S2} , are typically $60\ \text{pF}$.




Figure 35. Input Sampling Stage Equivalent Circuit

During the acquisition process (ACQ state), both positive and negative inputs are individually sampled on C_{S1} and C_{S2} , respectively. During the conversion process (CNV state), the device converts for the voltage difference between the two sampled values: $V_{AINP} - V_{AINM}$.

Each analog input pin has electrostatic discharge (ESD) protection diodes to REFBUFOUT and GND. Keep the analog inputs within the specified range to avoid turning the diodes on.

[Equation 1](#) and [Equation 2](#) show the full-scale input range (FSR) and common-mode voltage (V_{CM}), respectively, supported at the analog inputs for any external reference voltage provided on the REFIN pin (V_{REF}).

$$\text{FSR} = \pm V_{REF} \tag{1}$$

$$V_{CM} = \left(\frac{V_{REF}}{2} \right) \pm 0.1\ \text{V} \tag{2}$$

Feature Description (continued)

7.3.3.2 Internal Oscillator

The device family features an internal oscillator (OSC) that provides the conversion clock; see [Figure 34](#). The conversion duration is bound by the minimum and maximum value of t_{conv} , as specified in the [Switching Characteristics](#) table.

The interface module uses this internal clock (OSC), an external clock (provided by the host controller on the SCLK pin), or a combination of both the internal and external clocks, to execute the data transfer operations between the device and host controller; see the [Interface Module](#) section for more details.

7.3.3.3 ADC Transfer Function

The device family supports unipolar, fully differential analog inputs. The device output is in two's complement format. [Figure 36](#) and [Table 1](#) show the ideal transfer characteristics for the device.

The least significant bit (LSB) for the ADC is given by [Equation 3](#):

$$1 \text{ LSB} = \frac{\text{FSR}}{2^{18}} = 2 \times \frac{V_{\text{REF}}}{2^{18}} \quad (3)$$




Figure 36. Differential Transfer Characteristics

Table 1. Transfer Characteristics

DIFFERENTIAL ANALOG INPUT VOLTAGE (AINP – AINM)	OUTPUT CODE (HEX)
$< -V_{\text{REF}}$	20000
$-V_{\text{REF}} + 1 \text{ LSB}$	20001
-1 LSB	3FFFF
0	00000
1 LSB	00001
$> V_{\text{REF}} - 1 \text{ LSB}$	1FFFF

7.3.4 Interface Module

The interface module facilitates the communication and data transfer between the device and the host controller. As shown in [Figure 37](#), the module consists of shift registers (both input and output), configuration registers, and a protocol unit.




Figure 37. Interface Module

The [Pin Configuration and Functions](#) section provides descriptions of the interface pins. The [Data Transfer Frame](#) section details the functions of shift registers, the SCLK counter, and the command processor. The [Data Transfer Protocols](#) section details supported protocols. The [Register Maps](#) section explains the configuration registers and bit settings.

7.4 Device Functional Modes

As shown in Figure 38, this device family supports three functional states: RST, ACQ, and CNV. The device state is determined by the status of the CONVST and $\overline{\text{RST}}$ control signals provided by the host controller.




Figure 38. Device Functional States

7.4.1 RST State

The $\overline{\text{RST}}$ pin is an asynchronous digital input for the device. To enter RST state, the host controller pulls the $\overline{\text{RST}}$ pin low and keeps it low for the $t_{\text{wl_RST}}$ duration (as specified in the [Timing Requirements](#) table).

In RST state, all configuration registers (see the [Register Maps](#) section) are reset to their default values, the RVS pin remains low, and the SDO-x pins are Hi-Z.

To exit RST state, the host controller pulls the $\overline{\text{RST}}$ pin high, with CONVST and SCLK held low and $\overline{\text{CS}}$ held high, as shown in Figure 39. After a delay of $t_{\text{d_rst}}$, the device enters ACQ state and the RVS pin goes high.




Figure 39. Asynchronous Reset

To operate the device in either ACQ or CNV state, $\overline{\text{RST}}$ must be held high. With $\overline{\text{RST}}$ held high, transitions on the CONVST pin determine the functional state of the device.

Device Functional Modes (continued)

Figure 40 shows a typical conversion process. The internal ADCST signal goes low during conversion and goes high at the end of conversion. With $\overline{\text{CS}}$ held high, RVS reflects the status of ADCST.




Figure 40. Typical Conversion Process

7.4.2 ACQ State

In ACQ state, the device acquires the analog input signal. The device enters ACQ state at power-up, when coming out of power down (See the [PD Control](#) section), after any asynchronous reset, and at the end of every conversion.

An $\overline{\text{RST}}$ falling edge takes the device from ACQ state to RST state. A CONVST rising edge takes the device from ACQ state to CNV state.

7.4.3 CNV State

The device moves from ACQ state to CNV state on a rising edge of the CONVST pin. The conversion process uses an internal clock. The device ignores any further transitions on the CONVST signal until the ongoing conversion is complete (that is, during the time interval of t_{conv}).

At the end of conversion, the device enters ACQ state. The cycle time for the device is given by [Equation 4](#):

$$t_{\text{cycle-min}} = t_{\text{conv}} + t_{\text{acq-min}} \quad (4)$$

NOTE

The conversion time, t_{conv} , varies within the specified limits of $t_{\text{conv-min}}$ and $t_{\text{conv-max}}$ (as specified in the [Switching Characteristics](#) table). After initiating a conversion, the host controller must monitor for a low-to-high transition on the RVS pin or wait for the $t_{\text{conv-max}}$ duration to elapse before initiating a new operation (data transfer or conversion). If RVS is not monitored, substitute t_{conv} in [Equation 4](#) with $t_{\text{conv-max}}$.

7.5 Programming

This device family features nine configuration registers (as described in the [Register Maps](#) section). To access the internal configuration registers, these devices support the commands listed in [Table 2](#).

Table 2. Supported Commands

B[21:17]	B[16:8]	B[7:0]	COMMAND ACRONYM	COMMAND DESCRIPTION
00000	000000000	00000000	NOP	No operation
10000	<9-bit address>	<8-bit unmasked bits>	CLR_BITS	Clear <8-bit unmasked bits> from <9-bit address>
10001	<9-bit address>	00000000	RD_REG	Read contents from the <9-bit address>
10010	<9-bit address>	<8-bit data>	WR_REG	Write <8-bit data> to the <9-bit address>
10011	<9-bit address>	<8-bit unmasked bits>	SET_BITS	Set <8-bit unmasked bits> from <9-bit address>
11111	111111111	11111111	NOP	No operation
Remaining combinations	xxxxxxxxx	xxxxxxxxx	Reserved	These commands are reserved and treated by the device as no operation

These devices support two types of data transfer operations: *data write* (the host controller configures the device), and *data read* (the host controller reads data from the device).

Any data write to the device is always synchronous to the external clock provided on the SCLK pin. The WR_REG command writes the 8-bit data into the 9-bit address specified in the command string. The CLR_BITS command clears the specified bits (identified by 1) at the 9-bit address (without affecting the other bits), and the SET_BITS command sets the specified bits (identified by 1) at the 9-bit address (without affecting the other bits).

The data read from the device can be synchronized to the same external clock or to an internal clock of the device by programming the configuration registers (see the [Data Transfer Protocols](#) section for details).

7.5.1 Output Data Word

In any data transfer frame, the contents of an internal, 22-bit, output data word are shifted out on the SDO pins. The D[21:4] bits of the 22-bit output data word for any frame $F + 1$, are determined by:

- Value of the DATA_VAL bit applicable to frame $F + 1$ (see the [DATA_CNTL register](#))
- The command issued in frame F

If a valid RD_REG command is executed in frame F , then the D[21:14] bits in frame $F + 1$ reflect the contents of the selected register, and the D[13:0] bits are zeros.

If the DATA_VAL bit for frame $F + 1$ is set to 1, then the D[21:4] bits in frame $F + 1$ are replaced by the DATA_PATN[17:0] bits.

For all other combinations, the D[21:4] bits for frame $F + 1$ are the latest conversion result.

[Figure 41](#) shows the output data word. [Figure 42](#) shows further details of the parity computation unit illustrated in [Figure 41](#).




Figure 41. Output Data Word ($D[21:0]$)




Figure 42. Parity Bits Computation

With the PAR_EN bit set to 0, the D[3] and D[2] bits of the output data word are set to 0 (default configuration).

When the PAR_EN bit is set to 1, the device calculates the parity bits (FLPAR and FTPAR) and appends them as bits D[3] and D[2].

- FLPAR is the even parity calculated on bits D[21:4].
- FTPAR is the even parity calculated on the bits defined by FPAR_LOC[1:0].

See the [DATA_CNTL register](#) for more details on the FPAR_LOC[1:0] bit settings. Bits D[1:0] are set to 00b.

7.5.2 Data Transfer Frame

A data transfer frame between the device and the host controller is bounded between a $\overline{\text{CS}}$ falling edge and the subsequent $\overline{\text{CS}}$ rising edge. The host controller can initiate a data transfer frame (as shown in Figure 43) at any time irrespective of the status of the CONVST signal; however, the data read during such a data transfer frame is a function of relative timing between the CONVST and $\overline{\text{CS}}$ signals.




Figure 43. Data Transfer Frame

For this discussion, assume that the CONVST signal remains low.

A typical data transfer frame F follows this order:

1. The host controller pulls $\overline{\text{CS}}$ low to initiate a data transfer frame. On the $\overline{\text{CS}}$ falling edge:
 - RVS goes low, indicating the beginning of the data transfer frame.
 - The SCLK counter is reset to 0.
 - The device takes control of the data bus. As shown in Figure 43, the 22-bit contents of the output data word (see Figure 41) are loaded in to the 22-bit output data register (ODR; see Figure 37).
 - The 22-bit input data register (IDR; see Figure 37) is reset to 000000h, corresponding to a NOP command.

2. During the frame, the host controller provides clocks on the SCLK pin. Inside the device:
 - For each SCLK capture edge, the SCLK counter is incremented and the data bit received on the SDI pin is shifted in to the IDR.
 - For each launch edge of the output clock (SCLK in this case), ODR data are shifted out on the selected SDO-x pins.
 - The status of the RVS pin depends on the output protocol selection (see the [Protocols for Reading From the Device](#) section).
3. The host controller pulls \overline{CS} high to end the data transfer frame. On the \overline{CS} rising edge:
 - The SDO-x pins go to Hi-Z.
 - RVS goes high (after a delay of $t_{d_CSRDY_r}$).
 - As illustrated in [Figure 43](#), the 22-bit contents of the IDR are transferred to the command processor (see [Figure 37](#)) for decoding and further action.

After pulling \overline{CS} high, the host controller monitors for a low-to-high transition on the RVS pin, or waits for the $t_{d_CSRDY_r}$ time (see the [Switching Characteristics](#) table) to elapse before initiating a new operation (data transfer or conversion). The delay, $t_{d_CSRDY_r}$, for any data transfer frame F varies based on the data transfer operation executed in frame F .

At the end of data transfer frame F :

- If the SCLK counter is < 22 , then the IDR captured less than 22 bits from the SDI. In this case, the device treats frame F as a *short command frame*. At the end of a short command frame, the IDR is not updated and the device treats the frame as a no operation (NOP) command.
- If the SCLK counter = 22, then the IDR captured exactly 22 bits from SDI. In this case, the device treats the frame F as a *optimal command frame*. At the end of an optimal command frame, the command processor decodes the 22-bit contents of the IDR as a valid command word.
- If the SCLK counter > 22 , then the IDR captured more than 22 bits from the SDI; however, only the *last 22 bits* are retained. In this case, the device treats frame F as a *long command frame*. At the end of a long command frame, the command processor treats the 22-bit contents of the IDR as a valid command word. There is no restriction on the maximum number of clocks that can be provided within any data transfer frame F . However, as explained above, make sure that the last 22 bits shifted into the device before the \overline{CS} rising edge constitute the desired command.

In a short command frame, the write operation to the device is invalidated; however, the output data bits transferred during the short command frame are still valid output data. Therefore, the host controller can use such shorter data transfer frames to read only the required number of MSB bits from the 22-bit output data word. As shown in [Figure 41](#), an *optimal read frame* for the ADS891xB devices must read only the 18 MSB bits of the output data word. The length of an optimal read frame depends on the output protocol selection; see the [Protocols for Reading From the Device](#) section for more details.

NOTE

The previous example shows data-read and data-write operations synchronous to the external clock provided on the SCLK pin.

However, the device also supports data read operation synchronous to the internal clock; see the [Protocols for Reading From the Device](#) section for more details. In this case, while the ODR contents are shifted on the SDO (or SDOs) on the launch edge of the internal clock, the device continues to capture the SDI data into the IDR (and increment the SCLK counter) on SCLK capture edges.

7.5.3 Interleaving Conversion Cycles and Data Transfer Frames

The host controller operates the device at the desired throughput by interleaving the conversion cycles and the data transfer frames.

The cycle time of the device, t_{cycle} , is the time difference between two consecutive CONVST rising edges provided by the host controller. The response time of the device, t_{resp} , is the time difference between the host controller initiating conversion C, and the host controller receiving the complete result for conversion C.

Figure 44 shows three conversion cycles: C, C + 1, and C + 2. Conversion C is initiated by a CONVST rising edge at time $t = 0$, and the conversion result becomes available for data transfer at t_{conv} . However, this result is loaded into the ODR only on the subsequent CS falling edge. This CS falling edge must be provided before the completion of conversion C + 1 (that is, before $t_{\text{cycle}} + t_{\text{conv}}$).

To achieve the rated performance specifications, the host controller must make sure that no digital signals toggle during the quiet acquisition time ($t_{\text{qt_acq}}$) and quiet aperture time ($t_{\text{d_cnvcap}}$). Any noise during $t_{\text{d_cnvcap}}$ may negatively affect the result of the ongoing conversion, whereas any noise during $t_{\text{qt_acq}}$ may negatively affect the result of the subsequent conversion.




Figure 44. Data Transfer Zones

This architecture allows for two distinct time zones (zone 1 and zone 2) to transfer data for each conversion. Zone 1 and zone 2 for conversion C are defined in Table 3.

Table 3. Data Transfer Zones Timing

ZONE	STARTING TIME	ENDING TIME
Zone 1 for conversion C	t_{conv}	$t_{\text{cycle}} - t_{\text{qt_acq}}$
Zone 2 for conversion C	$t_{\text{cycle}} + t_{\text{d_cnvcap}}$	$t_{\text{cycle}} + t_{\text{cycle}} - t_{\text{qt_acq}}$

The response time includes the conversion time and the data transfer time, and thus is a function of the selected data transfer zone.

Figure 45 and Figure 46 illustrate interleaving of three conversion cycles (C , $C + 1$, and $C + 2$) with three data transfer frames (F , $F + 1$, and $F + 2$) in zone 1 and in zone 2, respectively.




Figure 45. Zone 1 Data Transfer




Figure 46. Zone 2 Data Transfer

To achieve cycle time t_{cycle} , the read time in zone 1 is given by Equation 5:

$$t_{\text{read-Z1}} \leq t_{\text{cycle}} - t_{\text{conv}} - t_{\text{qt_acq}} \quad (5)$$

For an optimal data transfer frame, Equation 5 results in an SCLK frequency given by Equation 6:

$$f_{\text{SCLK}} \geq \frac{18}{t_{\text{read-Z1}}} \quad (6)$$

Then, the zone 1 data transfer achieves a response time defined by Equation 7:

$$t_{\text{resp-Z1-min}} = t_{\text{conv}} + t_{\text{read-Z1}} \quad (7)$$

At lower SCLK speeds, $t_{\text{read-Z1}}$ increases, resulting in slower response times and higher cycle times.

To achieve the same cycle time, t_{cycle} , the read time in zone 2 is given by Equation 8:

$$t_{\text{read-Z2}} \leq t_{\text{cycle}} - t_{\text{d_cnvcap}} - t_{\text{qt_acq}} \quad (8)$$

For an optimal data transfer frame, Equation 8 results in an SCLK frequency given by Equation 9:

$$f_{\text{SCLK}} \geq \frac{18}{t_{\text{read_Z2}}} \quad (9)$$

Then, the zone 2 data transfer achieves a response time defined by Equation 10:

$$t_{\text{resp-Z2-min}} = t_{\text{cycle}} + t_{\text{d_cnvcap}} + t_{\text{read-Z2}} \quad (10)$$

Any increase in $t_{\text{read-Z2}}$ increases response time and may increase cycle time.

For a given cycle time, the zone 1 data transfer clearly achieves faster response time, but also requires a higher SCLK speed (as evident from Equation 5, Equation 6, and Equation 7); whereas, the zone 2 data transfer clearly requires a lower SCLK speed but has a slower response time (as evident from Equation 8, Equation 9, and Equation 10). For more information about benefits of zone 2 data transfer when using isolated digital interface or MCU refer to TI TechNote - Simplify Isolation Designs Using an Enhanced-SPI ADC Interface.

NOTE

A data transfer frame can begin in zone 1, and then extend into zone 2; however, the host controller must make sure that no digital transitions occur during the $t_{\text{qt_acq}}$ and $t_{\text{d_cnvcap}}$ time intervals.

NOTE

For data transfer operations in zone 2 using the ADC-Clock-Master protocol (SDO_MODE[1:0] = 11b), the device supports only the external-clock-echo option (SSYNC_CLK_SEL[1:0] = 00b); see Table 9.

7.5.4 Data Transfer Protocols


This device family features a multiSPI digital interface that allows the host controller to operate at slower SCLK speeds and still achieve the required throughput and response time. The multiSPI digital interface module offers three options to reduce the SCLK speed required for data transfer:

- Increase the width of the output data bus.
- Enable double data rate (DDR) transfer.
- Extended data transfer window, as shown in Figure 46.

These three options can be combined to achieve further reduction in SCLK speed.

There are various factors that limit the maximum SCLK frequency in a system.

Figure 47 shows the delays in the communication channel between the host controller and the device in a typical serial communication.



Copyright © 2016, Texas Instruments Incorporated

Figure 47. Delays in Serial Communication

For example, if t_{pcb_CK} and t_{pcb_SDO} are the delays introduced by the printed circuit board (PCB) traces for the serial clock and SDO signals, t_{d_CKDO} is the clock-to-data delay of the device, t_{d_ISO} is the propagation delay introduced by the digital isolator, and t_{su_h} is the setup time specification of the host controller, then the total delay in the path is given by Equation 11:

$$t_{d_total_serial} = t_{pcb_CK} + t_{d_iso} + t_{d_ckdo} + t_{d_iso} + t_{pcb_SDO} + t_{su_h} \quad (11)$$

In a standard SPI protocol, the host controller and the device launch and capture data bits on alternate SCLK edges. Therefore, the $t_{d_total_serial}$ delay must be kept to less than half of the SCLK duration. Equation 12 shows the fastest clock allowed by the SPI protocol:

$$f_{clk-SPI} \leq \frac{1}{2 \times t_{d_total_serial}} \quad (12)$$

Larger values of the $t_{d_total_serial}$ delay restricts the maximum SCLK speed for the SPI protocol, resulting in higher read and response times, and can possibly limit the throughput.

Figure 48 shows a delay (t_{d_delcap}) introduced in the capture path (inside the host controller).




Figure 48. Delayed Capture

The total delay in the path modifies to Equation 13:

$$t_{d_total_serial} = t_{pcb_CK} + t_{d_iso} + t_{d_ckdo} + t_{d_iso} + t_{pcb_SDO} + t_{su_h} - t_{d_delcap} \quad (13)$$

This reduction in total delay allows the SPI protocol to operate at higher clock speeds.


The multiSPI digital interface module offers two additional options to remove the restriction on the SCLK speed:

- Early data launch (EDL) mode of operation
 In EDL mode, the device launches the output data on SDO-x pin (or pins) half a clock earlier compared to the standard SPI protocol. Therefore, Equation 12 modifies to Equation 14:

$$f_{\text{clk-SPI}} \leq \frac{1}{t_{\text{d_total-serial}}} \quad (14)$$

The reduction in total delay allows the serial interface to operate at higher clock speeds.

- ADC-Clock-Master (*source-synchronous*) mode of operation
 As illustrated in Figure 49, in ADC-Clock-Master mode, the device provides a synchronous output clock (on the RVS pin) along with the output data (on the SDO-x pins).



Copyright © 2016, Texas Instruments Incorporated

Figure 49. Delays in ADC-Clock-Master (Source-Synchronous) Mode

For negligible values of $t_{\text{off_STRDO}}$, the total delay in the path for a source-synchronous data transfer, is given by Equation 15:

$$t_{\text{d_total_srcsync}} = t_{\text{pcb_RVS}} - t_{\text{pcb_SDO}} + t_{\text{su_h}} \quad (15)$$

As shown by the difference between Equation 11 and Equation 15, using ADC-Clock-Master mode completely eliminates the effect of isolator delays ($t_{\text{d_ISO}}$) and clock-to-data delays ($t_{\text{d_CKDO}}$); typically, the largest contributors in the overall delay computation.

Furthermore, the actual values of $t_{\text{pcb_RVS}}$ and $t_{\text{pcb_SDO}}$ do not matter. In most cases, the $t_{\text{d_total_srcsync}}$ delay can be kept at a minimum by routing the RVS and SDO lines together on the PCB. Therefore, the ADC-Clock-Master mode allows the data transfer between the host controller and the device to operate at much higher SCLK speeds. For more information about using ADC-Clock-Master mode to achieve fast SCLK speeds, with an isolated interface or high routing delays, see *Optimizing Data Transfer on High-Resolution, High Throughput Data Converters*. Zone 2 data transfer also enables longer quiet time for analog input settling, and is discussed in *Improving Input Settling for Precision Data Converters*.

7.5.4.1 Protocols for Configuring the Device

As shown in [Table 4](#), the host controller can use any of the four legacy, SPI-compatible protocols (SPI-00-S, SPI-01-S, SPI-10-S, or SPI-11-S) to write data to the device.

Table 4. SPI Protocols for Configuring the Device

PROTOCOL	SCLK POLARITY (At CS Falling Edge)	SCLK PHASE (Capture Edge)	SDI_CNTL	SDO_CNTL	NO. OF SCLK (Optimal Command Frame)	TIMING DIAGRAM
SPI-00-S	Low	Rising	00h	00h	22	Figure 50
SPI-01-S	Low	Falling	01h	00h	22	Figure 51
SPI-10-S	High	Falling	02h	00h	22	Figure 52
SPI-11-S	High	Rising	03h	00h	22	Figure 53

At power-up or after coming out of any asynchronous reset, the device supports the SPI-00-S protocol for data-read and data-write operations.

To select a different SPI-compatible protocol, program the SDI_MODE[1:0] bits in the [SDI_CNTL register](#). This first write operation must adhere to the SPI-00-S protocol. Any subsequent data transfer frames must adhere to the newly selected protocol.

[Figure 50](#) to [Figure 53](#) detail the four protocols using an optimal command frame; see the [Timing Requirements](#) and [Switching Characteristics](#) tables for associated timing parameters.

NOTE

As explained in the [Data Transfer Frame](#) section, a valid write operation to the device requires a minimum of 22 SCLKs to be provided within a data transfer frame.

Any data write operation to the device must continue to follow the SPI-compatible protocol selected in the [SDI_CNTL register](#), irrespective of the protocol selected for the data-read operation.




Figure 50. SPI-00-S Protocol, Optimal Command Frame




Figure 51. SPI-01-S Protocol, Optimal Command Frame




Figure 52. SPI-10-S Protocol, Optimal Command Frame




Figure 53. SPI-11-S Protocol, Optimal Command Frame

7.5.4.2 Protocols for Reading From the Device

The protocols for the data-read operation can be broadly classified into three categories:

1. Legacy, SPI-compatible (SPI-xy-S) protocol
2. SPI-compatible protocols with bus width options (SPI-xy-D and SPI-xy-Q)
3. Source-synchronous (SRC) protocols

7.5.4.2.1 Legacy, SPI-Compatible (SYS-xy-S) Protocols

As shown in Table 5, the host controller can use any of the four legacy, SPI-compatible protocols (SPI-00-S, SPI-01-S, SPI-10-S, or SPI-11-S) to read data from the device.

Table 5. SPI Protocols for Reading From the Device

PROTOCOL	SCLK POLARITY (At \overline{CS} Falling Edge)	SCLK PHASE (Capture Edge)	MSB BIT LAUNCH EDGE	SDI_CNTL	SDO_CNTL	NO. OF SCLK (Optimal Read Frame)	TIMING DIAGRAM
SPI-00-S	Low	Rising	\overline{CS} falling	00h	00h	18	Figure 54
SPI-01-S	Low	Falling	1 st SCLK rising	01h	00h	18	Figure 55
SPI-10-S	High	Falling	\overline{CS} falling	02h	00h	18	Figure 56
SPI-11-S	High	Rising	1 st SCLK falling	03h	00h	18	Figure 57

At power-up or after coming out of any asynchronous reset, the device supports the SPI-00-S protocol for data-read and data-write operations. To select a different SPI-compatible protocol for both the data transfer operations:

1. Program the SDI_MODE[1:0] bits in the SDI_CNTL register. This first write operation must adhere to the SPI-00-S protocol. Any subsequent data transfer frames must adhere to the newly selected protocol.
2. Set the SDO_MODE[1:0] bits = 00b in the SDO_CNTL register.

Figure 54 to Figure 57 explain the details of the four protocols using an optimal command frame to read all 22 bits of the output data word. Table 5 shows the number of SCLK required in an optimal read frame for the different output protocol selections.




Figure 54. SPI-00-S Protocol, 22 SCLKs




Figure 55. SPI-01-S Protocol, 22 SCLKs




Figure 56. SPI-10-S Protocol, 22 SCLKs




Figure 57. SPI-11-S Protocol, 22 SCLKs

For SDI_MODE[1:0] = 00b or 10b, the device supports an *Early Data Launch* (EDL) option. Set SDO_MODE[1:0] = 01b in the [SDO_CNTL register](#) to enable the feature (see [Table 6](#)). Setting SDO_MODE[1:0] = 01b has no effect if SDI_MODE[1:0] = 01b or 11b.

Table 6. SPI Protocols with Early Data Launch

PROTOCOL	SCLK POLARITY (At \overline{CS} Falling Edge)	SCLK PHASE (Capture Edge)	MSB BIT LAUNCH EDGE	SDI_CNTL	SDO_CNTL	NO. OF SCLK (Optimal Read Frame)	TIMING DIAGRAM
SPI-00-S-EDL	Low	Rising	\overline{CS} falling	00h	01h	18	Figure 54
SPI-10-S-EDL	High	Falling	\overline{CS} falling	02h	01h	18	Figure 56

As shown in [Figure 58](#), and [Figure 59](#), the device launches the output data bit on the SDO-0 pin half clock earlier compared to the standard SPI protocol.




Figure 58. SPI-00-S-EDL Protocol, 22 SCLKs




Figure 59. SPI-10-S-EDL Protocol, 22 SCLKs

When using these SPI-compatible protocols, the RVS output remains low throughout the data transfer frame; see the [Timing Requirements](#) and [Switching Characteristics](#) tables for associated timing parameters.

With SDO_CNTL[7:0] = 00h or 01h, if the host controller uses a long data transfer frame, the device exhibits daisy-chain operation (see the [Multiple Devices: Daisy-Chain Topology](#) section).

NOTE

Use SPI-compatible protocols to execute the RD_REG, WR_REG, CLR_BITS, and SET_BITS commands specified in [Table 2](#).

7.5.4.2.2 SPI-Compatible Protocols with Bus Width Options

The device provides an option to increase the SDO bus width from one bit (default, single SDO) to two bits (dual SDO) or four bits (quad SDO) when operating with any of the four legacy, SPI-compatible protocols.

Set the SDO_WIDTH[1:0] bits in the [SDO_CNTL register](#) to select the SDO bus width. The SCLK launch edge depends on the SPI protocol selection (as shown in [Table 7](#)).

Table 7. SPI-Compatible Protocols with Bus Width Options

PROTOCOL	SCLK POLARITY (At \overline{CS} Falling Edge)	SCLK PHASE (Capture Edge)	MSB BIT LAUNCH EDGE	SDI_CNTL	SDO_CNTL	#SCLK (Optimal Read Frame)	TIMING DIAGRAM
SPI-00-D	Low	Rising	\overline{CS} falling	00h	08h	9	Figure 60
SPI-01-D	Low	Falling	First SCLK rising	01h	08h	9	Figure 61
SPI-10-D	High	Falling	\overline{CS} falling	02h	08h	9	Figure 62
SPI-11-D	High	Rising	First SCLK falling	03h	08h	9	Figure 63
SPI-00-Q	Low	Rising	\overline{CS} falling	00h	0Ch	5	Figure 64
SPI-01-Q	Low	Falling	First SCLK rising	01h	0Ch	5	Figure 65
SPI-10-Q	High	Falling	\overline{CS} falling	02h	0Ch	5	Figure 66
SPI-11-Q	High	Rising	First SCLK falling	03h	0Ch	5	Figure 67

In dual-SDO mode (SDO_WIDTH[1:0] = 10b), two bits of data are launched on the two SDO pins (SDO-0 and SDO-1) on every SCLK launch edge.

In quad-SDO mode (SDO_WIDTH[1:0] = 11b), four bits of data are launched on the four SDO pins (SDO-0, SDO-1, SDO-2, and SDO-3) on every SCLK launch edge.




Figure 60. SPI-00-D Protocol




Figure 61. SPI-01-D Protocol




Figure 62. SPI-10-D Protocol




Figure 63. SPI-11-D Protocol




Figure 64. SPI-00-Q Protocol




Figure 65. SPI-01-Q Protocol




Figure 66. SPI-10-Q Protocol




Figure 67. SPI-11-Q Protocol

For SDI_MODE[1:0] = 00b or 10b, the device supports an early data launch (EDL) option. Set SDO_MODE[1:0] = 01b in the [SDO_CNTL register](#) to enable the feature (see [Table 8](#)). Setting SDO_MODE[1:0] = 01b has no effect if SDI_MODE[1:0] = 01b or 11b.

Table 8. SPI Protocols with Early Data Launch

PROTOCOL	SCLK POLARITY (At \overline{CS} Falling Edge)	SCLK PHASE (Capture Edge)	MSB BIT LAUNCH EDGE	SDI_CNTL	SDO_CNTL	NO. OF SCLK (Optimal Read Frame)	TIMING DIAGRAM
SPI-00-D-EDL	Low	Rising	\overline{CS} falling	00h	09h	9	Figure 60
SPI-10-D-EDL	High	Falling	\overline{CS} falling	02h	09h	9	Figure 62
SPI-00-Q-EDL	Low	Rising	\overline{CS} falling	00h	0Dh	5	Figure 64
SPI-10-Q-EDL	High	Falling	\overline{CS} falling	02h	0Dh	5	Figure 66

As shown in [Figure 58](#), and [Figure 59](#), the device launches the output data bits on the SDO-x pins half clock earlier compared to the standard SPI protocol.




Figure 68. SPI-00-D-EDL Protocol




Figure 69. SPI-10-D-EDL Protocol




Figure 70. SPI-00-Q-EDL Protocol




Figure 71. SPI-10-Q-EDL Protocol

When using any of the SPI-compatible protocols, the RVS output remains low throughout the data transfer frame; see the [Timing Requirements](#) and [Switching Characteristics](#) tables for associated timing parameters.

[Figure 60](#) to [Figure 71](#) illustrate how the wider data bus allows the host controller to read all 22 bits of the output data word using shorter data transfer frames. [Table 7](#) and [Table 8](#) show the number of SCLK required in an optimal read frame for the different output protocol selections.

NOTE

With SDO_CNTL[7:0] ≠ 00h or 01h, a long data transfer frame does not result in daisy-chain operation. On SDO pin (or pins), the 22 bits of output data word are followed by zeros.

7.5.4.2.3 Source-Synchronous (SRC) Protocols

As described in the [Data Transfer Protocols](#) section, the multiSPI digital interface supports an ADC-Clock-Master or a *source-synchronous* mode of data transfer between the device and host controller. In this mode, the device provides an output clock that is synchronous with the output data. Furthermore, the host controller can also select the output clock source, data bus width, and data transfer rate.

7.5.4.2.3.1 Output Clock Source Options with SRC Protocols

In all SRC protocols, the RVS pin provides the output clock. The device allows this output clock to be synchronous to either the external clock provided on the SCLK pin or to the internal clock of the device. Furthermore, this internal clock can be divided by a factor of two or four to lower the data rates.

As shown in [Figure 72](#), set the SSYNC_CLK_SEL[1:0] bits in the [SDO_CNTL](#) register to select the output clock source.




Figure 72. Output Clock Source Options With SRC Protocols

7.5.4.2.3.2 Bus Width Options With SRC Protocols

The device provides an option to increase the SDO bus width from one bit (default, single SDO) to two bits (dual SDO) or to four bits (quad SDO) when operating with any of the SRC protocols. Set the SDO_WIDTH[1:0] bits in the SDO_CNTL register to select the SDO bus width.

In dual-SDO mode (SDO_WIDTH[1:0] = 10b), two bits of data are launched on the two SDO pins (SDO-0 and SDO-1) on every SCLK rising edge.

In quad-SDO mode (SDO_WIDTH[1:0] = 11b), four bits of data are launched on the four SDO pins (SDO-0, SDO-1, SDO-2, and SDO-3) on every SCLK rising edge.

7.5.4.2.3.3 Output Data Rate Options With SRC Protocols

The device provides an option to transfer the data to the host controller at a single data rate (default, SDR) or at a double data rate (DDR). Set the DATA_RATE bit in the SDO_CNTL register to select the data transfer rate.

In SDR mode (DATA_RATE = 0b), the RVS pin toggles from low to high, and the output data bits are launched on the SDO pins on the output clock rising edge.

In DDR mode (DATA_RATE = 1b), the RVS pin toggles (from low-to-high or high-to-low), and the output data bits are launched on the SDO pins on every output clock edge, starting with the first rising edge.

The device supports all 24 combinations of output clock source, bus width, and output data rate, as shown in Table 9.

Table 9. SRC Protocol Combinations

PROTOCOL	OUTPUT CLOCK SOURCE	BUS WIDTH	OUTPUT DATA RATE	SDI_CNTL	SDO_CNTL	#OUTPUT CLOCK (Optimal Read Frame)	TIMING DIAGRAM
SRC-EXT-SS	SCLK ⁽¹⁾	Single	SDR	00h, 01h, 02h, or 03h ⁽²⁾	03h	9	Figure 73
SRC-INT-SS	INTCLK ⁽³⁾	Single	SDR		43h	9	Figure 74
SRC-IB2-SS	INTCLK / 2 ⁽³⁾	Single	SDR		83h	9	
SRC-IB4-SS	INTCLK / 4 ⁽³⁾	Single	SDR		C3h	9	
SRC-EXT-DS	SCLK ⁽¹⁾	Dual	SDR		0Bh	9	Figure 77
SRC-INT-DS	INTCLK ⁽³⁾	Dual	SDR		4Bh	9	Figure 78
SRC-IB2-DS	INTCLK / 2 ⁽³⁾	Dual	SDR		8Bh	9	
SRC-IB4-DS	INTCLK / 4 ⁽³⁾	Dual	SDR		CBh	9	
SRC-EXT-QS	SCLK ⁽¹⁾	Quad	SDR		0Fh	5	Figure 81
SRC-INT-QS	INTCLK ⁽³⁾	Quad	SDR		4Fh	5	Figure 82
SRC-IB2-QS	INTCLK / 2 ⁽³⁾	Quad	SDR		8Fh	5	
SRC-IB4-QS	INTCLK / 4 ⁽³⁾	Quad	SDR		CFh	5	
SRC-EXT-SD	SCLK ⁽¹⁾	Single	DDR		13h	9	Figure 75
SRC-INT-SD	INTCLK ⁽³⁾	Single	DDR		53h	9	Figure 76
SRC-IB2-SD	INTCLK / 2 ⁽³⁾	Single	DDR		93h	9	
SRC-IB4-SD	INTCLK / 4 ⁽³⁾	Single	DDR		D3h	9	
SRC-EXT-DD	SCLK ⁽¹⁾	Dual	DDR		1Bh	5	Figure 79
SRC-INT-DD	INTCLK ⁽³⁾	Dual	DDR		5Bh	5	Figure 80
SRC-IB2-DD	INTCLK / 2 ⁽³⁾	Dual	DDR		9Bh	5	
SRC-IB4-DD	INTCLK / 4 ⁽³⁾	Dual	DDR		DBh	5	
SRC-EXT-QD	SCLK ⁽¹⁾	Quad	DDR		1Fh	3	Figure 83
SRC-INT-QD	INTCLK ⁽³⁾	Quad	DDR		5Fh	3	Figure 84
SRC-IB2-QD	INTCLK / 2 ⁽³⁾	Quad	DDR		9Fh	3	
SRC-IB4-QD	INTCLK / 4 ⁽³⁾	Quad	DDR		DFh	3	

(1) The EXTCLK option is not recommended when operating with DV_{DD} < 2.35 V.

(2) Any of the four values can be used; see the *Protocols for Configuring the Device* section for more information.

(3) The device supports INTCLK, INTCLK / 2, and INTCLK / 4 options only for data transfer operations in zone 1. The EXTCLK option is supported in zone 1 and zone 2; see Figure 44.

Figure 73 to Figure 84 show the details of various source synchronous protocols. Table 9 shows the number of output clocks required in an optimal read frame for the different output protocol selections.




Figure 73. SRC-EXT-SS: SRC, SCLK, Single SDO, SDR




Figure 74. SRC-INT-SS: SRC, INTCLK, Single SDO, SDR




Figure 75. SRC-EXT-SD: SRC, SCLK, Single SDO, DDR




Figure 76. SRC-INT-SD: SRC, INTCLK, Single SDO, DDR




Figure 77. SRC-EXT-DS: SRC, SCLK, Dual SDO, SDR




Figure 78. SRC-INT-DS: SRC, INTCLK, Dual SDO, SDR




Figure 79. SRC-EXT-DD: SRC, SCLK, Dual SDO, DDR




Figure 80. SRC-INT-DD: SRC, INTCLK, Dual SDO, DDR




Figure 81. SRC-EXT-QS: SRC, SCLK, Quad SDO, SDR




Figure 82. SRC-INT-QS: SRC, INTCLK, Quad SDO, SDR




Figure 83. SRC-EXT-QD: SRC, SCLK, Quad SDO, DDR





Figure 84. SRC-INT-QD: SRC, INTCLK, Quad SDO, DDR

7.5.5 Device Setup

The multiSPI digital interface and the device configuration registers offer multiple operation modes. This section describes how to select the hardware connection topology to meet different system requirements.

7.5.5.1 Single Device: All multiSPI Options

Figure 85 shows the connections between a host controller and a single device in order to exercise all options provided by the multiSPI digital interface.




Copyright © 2016, Texas Instruments Incorporated

Figure 85. MultiSPI Digital Interface, All Pins

7.5.5.2 Single Device: Minimum Pins for a Standard SPI Interface

Figure 86 shows the minimum-pin interface for applications using a standard SPI protocol.



Copyright © 2016, Texas Instruments Incorporated

Figure 86. SPI Interface, Minimum Pins

The \overline{CS} , SCLK, SDI, and SDO-0 pins constitute a standard SPI port of the host controller. The CONVST pin is tied to \overline{CS} , and the \overline{RST} pin is tied to DVDD. The SDO-1, SDO-2, and SDO-3 pins have no external connections. The following features are also available:

- Control the CONVST pin independently to get additional timing flexibility.
- Control \overline{RST} pin independently to add asynchronous reset functionality.
- Monitor the RVS pin for additional timing benefits.

7.5.5.3 Multiple Devices: Daisy-Chain Topology

A typical connection diagram showing multiple devices in a daisy-chain topology is shown in [Figure 87](#).




Figure 87. Daisy-Chain Connections

The CONVST, $\overline{\text{CS}}$, and SCLK inputs of all devices are connected together and controlled by a single CONVST, $\overline{\text{CS}}$, and SCLK pin of the host controller, respectively. The SDI input pin of the first device in the chain (Device 1) is connected to the SDO pin of the host controller, the SDO-0 output pin of Device 1 is connected to the SDI input pin of Device 2, and so on. The SDO-0 output pin of the last device in the chain (Device N) is connected to the SDI pin of the host controller.

To operate multiple devices in a daisy-chain topology, the host controller sets the configuration registers in each device with identical values and operates with any of the legacy, SPI-compatible protocols for data-read and data-write operations ($\text{SDO_CNT}[7:0] = 00\text{h}$ or 01h). With these configurations settings, the 22-bit ODR and 22-bit IDR registers in each device collapse to form a single, 22-bit unified shift register (USR) per device, as shown in [Figure 88](#).




Figure 88. Unified Shift Register

All devices in the daisy-chain topology sample the respective device analog input signals on the CONVST rising edge. The data transfer frame starts with a \overline{CS} falling edge. On each SCLK launch edge, every device in the chain shifts out the MSB of the respective USR on to the respective SDO-0 pin. On every SCLK capture edge, each device in the chain shifts in data received on the respective SDI pin as the LSB bit of the respective USR. Therefore, in a daisy-chain configuration, the host controller receives the data of Device N , followed by the data of Device $N - 1$, and so on (MSB-first). On the \overline{CS} rising edge, each device decodes the contents in the respective USR, and takes appropriate action.

A typical timing diagram for three devices connected in daisy-chain topology using the SPI-00-S protocol is shown in Figure 89.




Figure 89. Three-Device, Daisy-Chain Timing


In daisy-chain topology, the overall throughput of the system is proportionally reduced as more devices are connected in the daisy-chain.

NOTE

For N devices connected in daisy-chain topology, an optimal data transfer frame must contain $22 \times N$ SCLK capture edges. For a longer data transfer frame (number of SCLK in the frame $> 22 \times N$), the host controller must appropriately align the configuration data for each device before bringing \overline{CS} high. A shorter data transfer frame (number of SCLK in the frame $< 22 \times N$) might result in an erroneous device configuration, and *must be avoided*.

7.5.5.4 Multiple Devices: Star Topology

A typical connection diagram showing multiple devices in a star topology is shown in [Figure 90](#). The CONVST, SDI, and SCLK inputs of all devices are connected together, and are controlled by a single CONVST, SDO, and SCLK pin of the host controller, respectively. Similarly, the SDO output pin of all devices are tied together and connected to the a single SDI input pin of the host controller. The $\overline{\text{CS}}$ input pin of each device is individually controlled by separate $\overline{\text{CS}}$ control lines from the host controller.



Copyright © 2016, Texas Instruments Incorporated

Figure 90. Star-Topology Connection

The timing diagram for three devices connected in the star topology is shown in [Figure 91](#). In order to avoid any conflict related to multiple devices driving the SDO line at the same time, make sure that the host controller pulls down the $\overline{\text{CS}}$ signal for *only one device at any particular time*.




Figure 91. Three-Device, Star Connection Timing

7.6 Register Maps

7.6.1 Device Configuration and Register Maps

The device features nine configuration registers, mapped as described in [Table 10](#).

Table 10. Configuration Registers Mapping

ADDRESS	REGISTER NAME	REGISTER DESCRIPTION
004h	PD_CNTL	Low-power modes control
008h	SDI_CNTL	SDI input protocol selection
00Ch	SDO_CNTL	SDO output protocol selection
010h	DATA_CNTL	Output data word configuration
014h	PATN_LSB	Eight least significant bits (LSB) of the output pattern
015h	PATN_MID	Eight middle bits of the output pattern
016h	PATN_MSB	Four most significant bits (MSB) of the output pattern
020h	OFST_CAL	Offset calibration
030h	REF_MRG	Reference margin

7.6.1.1 PD_CNTL Register (address = 04h) [reset = 00h]

This register controls the low-power modes offered by the device.

Figure 92. PD_CNTL Register

7	6	5	4	3	2	1	0
0	0	0	0	0	PD_REFBUF	PD_ADC	0
R-0b	R-0b	R-0b	R-0b	R-0b	R/W-0b	R/W-0b	R-0b

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 11. PD_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-3	0	R	00000b	Reserved bits. Reads return 00000b.
2	PD_REFBUF	R/W	0b	This bit powers down the internal reference buffer. 0b = Internal reference buffer is powered up 1b = Internal reference buffer is powered down
1	PD_ADC	R/W	0b	This bit powers down the converter module. 0b = converter module is powered up 1b = converter module is powered down
0	0	R	0b	Reserved bits. Do not write. Reads return 0b.

To power-down the converter module, set the PD_ADC bit in the [PD_CNTL register](#). The converter module powers down on the rising edge of \overline{CS} . To power-up the converter module, reset the PD_ADC bit in the [PD_CNTL register](#). The converter module starts to power-up on the rising edge of \overline{CS} . Wait for t_{PU_ADC} before initiating any conversion or data transfer operation.

To power-down the internal reference buffer, set the PD_REFBUF bit in the [PD_CNTL register](#). The internal reference buffer powers down on the rising edge of \overline{CS} . To power-up the internal reference buffer, reset the PD_REFBUF bit in the [PD_CNTL register](#). The internal reference buffer starts to power-up on the rising edge of \overline{CS} . Wait for t_{PU_REFBUF} before initiating any conversion.

7.6.1.2 SDI_CNTL Register (address = 008h) [reset = 00h]

This register selects the SPI protocol for writing data to the device.

Figure 93. SDI_CNTL Register

7	6	5	4	3	2	1	0
0	0	0	0	0	0	SDI_MODE[1:0]	
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R/W-00b	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 12. SDI_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-2	0	R	000000b	Reserved bits. Do not write. Reads return 000000b.
1-0	SDI_MODE[1:0]	R/W	00b	These bits select the protocol for writing data into the device. 00b = Standard SPI with CPOL = 0 and CPHASE = 0 01b = Standard SPI with CPOL = 0 and CPHASE = 1 10b = Standard SPI with CPOL = 1 and CPHASE = 0 11b = Standard SPI with CPOL = 1 and CPHASE = 1

7.6.1.3 SDO_CNTL Register (address = 0Ch) [reset = 00h]

This register configures the protocol for reading data from the device.

Figure 94. SDO_CNTL Register

7	6	5	4	3	2	1	0
SSYNC_CLK_SEL[1:0]		0	DATA_RATE	SDO_WIDTH[1:0]		SDO_MODE[1:0]	
R/W-00b		R-0b	R/W-0b	R/W-00b		R/W-00b	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 13. SDO_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	SSYNC_CLK_SEL[1:0]	R/W	00b	These bits select the source and frequency of the clock for the ADC-Clock-Master mode, and are valid only if SDO_MODE[1:0] = 11b. 00b = External SCLK echo 01b = Internal clock (INTCLK) 10b = Internal clock / 2 (INTCLK / 2) 11b = Internal clock / 4 (INTCLK / 4)
5	0	R	0b	Reserved bit. Do not write. Reads return 0b.
4	DATA_RATE	R/W	0b	This bit is ignored if SDO_MODE[1:0] = 00b. When SDO_MODE[1:0] = 11b: 0b = SDOs are updated at single data rate (SDR) with respect to the output clock 1b = SDOs are updated at double data rate (DDR) with respect to the output clock
3-2	SDO_WIDTH[1:0]	R/W	00b	These bits set the width of the output bus. 0xb = Data are output only on SDO-0 10b = Data are output only on SDO-0 and SDO-1 11b = Data are output on SDO-0, SDO-1, SDO-2, and SDO-3
1-0	SDO_MODE[1:0]	R/W	00b	These bits select the protocol for reading data from the device. 00b = SDO follows the SPI protocol selected in the SDI_CNTL register 01b = SDO follows the SPI protocol selected in the SDI_CNTL register but with <i>Early Data Launch</i> feature enabled. See Table 6 . 10b = Invalid configuration, not supported by the device 11b = SDO follows the source-synchronous protocol

7.6.1.4 DATA_CNTL Register (address = 010h) [reset = 00h]

This register configures the contents of the 22-bit output data word (D[21:0]).

Figure 95. DATA_CNTL Register

7	6	5	4	3	2	1	0
0	0	0	0	FPAR_LOC[1:0]		PAR_EN	DATA_VAL
R-0b	R-0b	R-0b	R-0b	R/W-00b		R/W-0b	R/W-0b

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 14. DATA_CNTL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	0	R	0000b	Reserved bits. Reads return 0000b.
3-2	FPAR_LOC[1:0]	R/W	00b	These bits control the data span for calculating the FTPAR bit (bit D[2] in the output data word). 00b = D[2] reflects even parity calculated for 4 MSB 01b = D[2] reflects even parity calculated for 8 MSB 10b = D[2] reflects even parity calculated for 12 MSB 11b = D[2] reflects even parity calculated for 16 MSB
1	PAR_EN	R/W	0b	0b = Output data does not contain any parity information D[3] = 0 D[2] = 0 1b = Parity information is appended to the LSB of the output data D[3] = Even parity calculated on bits D[21:4] D[2] = Even parity computed on selected number of MSB of D[21:4] as per FPAR_LOC[1:0] setting See Figure 42 for further details of parity computation.
0	DATA_VAL	R/W	0b	These bits control bits D[21:4] of the output data word. 0b = 18-bit conversion output 1b = 18-bit contents of the fixed-pattern registers See PATN_CNTL for more details.

7.6.1.5 PATN_LSB Register (address = 014h) [reset = 00h]

This register controls the eight LSB of the output pattern when DATA_VAL = 1b; see [Figure 99](#).

Figure 96. PATN_LSB Register

7	6	5	4	3	2	1	0
PATN_LSB_BITS							
R/W-0000000b							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 15. PATN_LSB Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	PATN_LSB_BITS	R/W	0000000b	8 LSB of the output pattern

7.6.1.6 PATN_MID Register (address = 015h) [reset = 00h]

This register controls the middle eight bits of the output pattern when DATA_VAL = 1b; see [Figure 99](#).

Figure 97. PATN_MID Register

7	6	5	4	3	2	1	0
PATN_MID_BITS							
R/W-0000000b							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 16. PATN_MID Register Field Descriptions

Bit	Field	Type	Reset	Description
7-0	PATN_MID_BITS	R/W	0000000b	8 middle bits of the output pattern

7.6.1.7 PATN_MSB Register (address = 016h) [reset = 00h]

This register controls the four MSB of the output pattern when DATA_VAL = 1b; see [Figure 99](#).

Figure 98. PATN_MSB Register

7	6	5	4	3	2	1	0
0	0	0	0	PATN_MSB_BITS			
R-0b	R-0b	R-0b	R-0b	R/W-0000b			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 17. PATN_MSB Register Field Descriptions

Bit	Field	Type	Reset	Description
7-4	0	R	0000b	Reserved bits. Reads return 0000b.
3-0	PATN_MSB_BITS	R/W	0000b	4 MSB of the output pattern




Figure 99. DATA_PATN[17:0]

7.6.1.8 OFST_CAL Register (address = 020h) [reset = 00h]

This register selects the external reference range for optimal offset calibration.

Figure 100. OFST_CAL Register

7	6	5	4	3	2	1	0
0	0	0	0	0	REF_SEL[2:0]		
R-0b	R-0b	R-0b	R-0b	R-0b	R/W-000b		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 18. OFST_CAL Register Field Descriptions

Bit	Field	Type	Reset	Description
7-3	0	R	00000b	Reserved bits. Reads return 00000b.
2-0	REF_SEL[2:0]	R/W	000b	These bits select the external reference range for optimal offset. 000b = Optimum offset calibration for $V_{REF} = 5.0$ V 001b = Optimum offset calibration for $V_{REF} = 4.5$ V 010b = Optimum offset calibration for $V_{REF} = 4.096$ V 011b = Optimum offset calibration for $V_{REF} = 3.3$ V 100b = Optimum offset calibration for $V_{REF} = 3.0$ V 101b = Optimum offset calibration for $V_{REF} = 2.5$ V 110b = Optimum offset calibration for $V_{REF} = 5.0$ V 111b = Optimum offset calibration for $V_{REF} = 5.0$ V

7.6.1.9 REF_MRG Register (address = 030h) [reset = 00h]

This register selects the margining to be added to or subtracted from the reference buffer output; see the [Reference Buffer Module](#) section.

Figure 101. REF_MRG Register

7	6	5	4	3	2	1	0
0	0	EN_MARG	REF_OFST[4:0]				
R-0b	R-0b	R/W-0b	R/W-00000b				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19. REF_MRG Register Field Descriptions

Bit	Field	Type	Reset	Description
7-6	0	R	00b	Reserved bits. Reads return 00b.
5	EN_MARG	R/W	0b	This bit enables margining feature. 0b = Margining is disabled 1b = Margining is enabled
4-0	REF_OFST[4:0]	R/W	00000b	These bits select the reference offset value as per Table 20 .

Table 20. REF_OFST[4:0] settings

REF_OFST[4:0]	$\Delta V_{\text{REFBUFOUT}}$ (typical ⁽¹⁾)
00000b	0 mV
00001b	280 μ V
00010b	580 μ V
00011b	840 μ V
00100b	1.12 mV
00101b	1.4 mV
00110b	1.68 mV
00111b	1.96 mV
01000b	2.24 mV
01001b	2.52 mV
01010b	2.8 mV
01011b	3.08 mV
01100b	3.36 mV
01101b	3.64 mV
01110b	3.92 mV
01111b	4.2 mV
10000b	-4.5 mV
10001b	-4.22 mV
10010b	-3.94 mV
10011b	-3.66 mV
10100b	-3.38 mV
10101b	-3.1 mV
10110b	-2.82 mV
10111b	-2.54 mV
11000b	-2.26 mV
11001b	-1.98 mV
11010b	-1.7 mV
11011b	-1.42 mV
11100b	-1.14 mV
11101b	-860 μ V
11110b	-580 μ V
11111b	-280 μ V

(1) The actual $V_{\text{REFBUFOUT}}$ value may vary by $\pm 10\%$ from [Table 20](#)

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The two primary circuits required to maximize the performance of a high-precision, successive approximation register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section presents general principles for designing these circuits, followed by an application circuit designed using the ADS891xB.

8.1.1 ADC Reference Driver

The external reference source must provide low-drift and very accurate voltage at the REFIN pin of the ADS891xB. The output broadband noise of most references can be in the order of a few hundred μV_{RMS} . Therefore, to prevent any degradation in the noise performance of the ADC, appropriately filter the output of the voltage reference by using a low-pass filter with a cutoff frequency of a few hundred hertz.

The internal reference buffer of the ADS891xB provides the dynamic load posed on the REFBUFOUT pin during the conversion process. Decouple the REFBUFOUT pin with the REFM pin using the recommended C_{REFBUF} and R_{ESR} . See the [Layout](#) section for layout recommendations.

8.1.2 ADC Input Driver

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and a charge kickback filter. The amplifier is used for signal conditioning of the input signal and the low output impedance of the amplifier provides a buffer between the signal source and the switched capacitor inputs of the ADC. The charge kickback filter helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC, and band-limits the wideband noise contributed by the front-end circuit. Careful design of the front-end circuit is critical to meet the linearity and noise performance of the ADS891xB.

8.1.2.1 Charge-Kickback Filter

The charge-kickback filter is an RC filter at the input pins of the ADC that filters the broadband noise from the front-end drive circuitry, and attenuates the sampling charge injection from the switched-capacitor input stage of the ADC. A filter capacitor, C_{FLT} , is connected from each input pin of the ADC to the ground (as shown in [Figure 102](#)). This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. Generally, the value of this capacitor must be at least 20 times the specified value of the ADC sampling capacitance. For the ADS891xB, the input sampling capacitance is equal to 60 pF; therefore, for optimal performance, keep C_{FLT} greater than 1.2 nF. This capacitor must be a COG- or NPO-type. The type of dielectric used in COG or NPO ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes.




Figure 102. Charge Kickback Filter Configuration

Application Information (continued)

Driving capacitive loads can degrade the phase margin of the input amplifier, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors (R_{FLT}) are used at the output of the amplifiers. A higher value of R_{FLT} helps with amplifier stability, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of R_{FLT} requires balancing the stability of the driver amplifier and distortion performance of the design. Always verify the stability and settling behavior of the driving amplifier and charge-kickback filter by TINA-TI™ SPICE simulation. Keep the tolerance of the selected resistors less than 1% to keep the inputs balanced.

8.1.2.2 Input Amplifier Selection

Selection criteria for the input amplifiers is highly dependent on the input signal type, as well as the performance goals, of the data acquisition system. Some key amplifier specifications to consider when selecting an appropriate amplifier to drive the inputs of the ADC are:

- *Small-signal bandwidth.* Select the small-signal bandwidth of the input amplifiers to be as high as possible after meeting the power budget of the system. Higher bandwidth reduces the closed-loop output impedance of the amplifier, thus allowing the amplifier to more easily drive the ADC sample-and-hold capacitor and the RC filter ([Charge-Kickback Filter](#)) at the inputs of the ADC. Higher bandwidth amplifiers offer faster settling times while driving the capacitive load of the charge-kickback filter, thus reducing harmonic distortion at higher input frequencies. In order to maintain the overall stability of the input driver circuit, select the amplifier with a unity gain bandwidth (UGB) as described in [Equation 16](#):

$$UGB \geq 4 \times \left(\frac{1}{2\pi \times R_{FLT} \times C_{FLT}} \right) \quad (16)$$

- *Distortion.* Both the ADC and the input driver introduce distortion in a data acquisition block. To make sure that the distortion performance of the data acquisition system is not limited by the front-end circuit, the distortion of the input driver must be at least 10 dB less than the distortion of the ADC, as shown in [Equation 17](#).

$$THD_{AMP} \leq THD_{ADC} - 10 \text{ (dB)} \quad (17)$$

- *Noise.* Noise contribution of the front-end amplifiers must be as low as possible to prevent any degradation in SNR performance of the system. Generally, to make sure that the noise performance of the data acquisition system is not limited by the front-end circuit, the total noise contribution from the front-end circuit must be kept below 20% of the input-referred noise of the ADC. Noise from the input driver circuit is band-limited by designing a low cutoff frequency, charge-kickback filter, as explained in [Equation 18](#).

$$N_G \times \sqrt{2} \times \sqrt{\left(\frac{V_{1/f_AMP_PP}}{6.6} \right)^2 + e_{n_RMS}^2 \times \frac{\pi}{2} \times f_{-3dB}} \leq \frac{1}{5} \times \frac{V_{REF}}{\sqrt{2}} \times 10^{-\left(\frac{SNR(dB)}{20} \right)}$$

where:

- V_{1/f_AMP_PP} is the peak-to-peak flicker noise in μV
 - e_{n_RMS} is the amplifier broadband noise density in nV/\sqrt{Hz}
 - f_{-3dB} is the 3-dB bandwidth of the charge-kickback filter
 - N_G is the noise gain of the front-end circuit that is equal to 1 in a buffer configuration (18)
- *Settling Time.* For dc signals with fast transients that are common in a multiplexed application, the input signal must settle within an 18-bit accuracy at the device inputs during the acquisition time window. This condition is critical to maintain the overall linearity performance of the ADC. Typically, amplifier data sheets specify the output settling performance only up to 0.1% to 0.001%, which may not be sufficient for the desired 18-bit accuracy. Therefore, always verify the settling behavior of the input driver by TINA-TI SPICE simulations before selecting the amplifier.

8.2 Typical Application

8.2.1 Data Acquisition (DAQ) Circuit for Lowest Distortion and Noise Performance With Differential Input




Figure 103. Differential-Input DAQ Circuit for Lowest Distortion and Noise Using the ADS891xB

8.2.1.1 Design Requirements

For this example, the design parameters are listed in [Table 21](#).

Table 21. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
ADC sample rate	Maximum-specified throughput
Input signal	2-kHz input, 4.5-V _{PP} fully differential
Noise performance, SNR	> 101-dB
Distortion, THD	< -120-dB
Linearity, INL	< ±1-LSB,
Reference	4.5 V
Power supply	< 5.5-V analog, 3.3-V I/O

8.2.1.2 Detailed Design Procedure

The application circuit is illustrated in [Figure 103](#). For simplicity, power-supply decoupling capacitors are not shown in these circuit diagrams; see the [Power-Supply Recommendations](#) section for suggested guidelines.

The reference voltage of 4.5 V is generated by the high-precision, low-noise [REF5045](#) circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 16 Hz.

Generally, the distortion from the input driver must be at least 10 dB less than the ADC distortion. The low-power [OPA2625](#) (a high-bandwidth, low-distortion, high-precision amplifier in an inverting gain configuration) as an input driver provides exceptional ac performance because of its extremely low-distortion and high-bandwidth specifications. The distortion resulting from variation in the common-mode signal is eliminated by using the OPA2625 in an inverting gain configuration. To exercise the complete dynamic range of the device, the common-mode voltage at the ADS891xB inputs is established at a value of 2.25 V (4.5 V / 2) by using the noninverting pins of the OPA2625 amplifiers. In addition, the components of the charge kickback filter keep the noise from the front-end circuit low without adding distortion to the input signal.





For a complete schematic, see the [ADS8910BEVM-PDK user's guide](#) located in the [ADS8910B SAR Analog to Digital Converter Evaluation Module](#) web folder at www.ti.com.

A similar circuit is used in reference design TIPD211, a step-by-step process to design a [20-Bit, 1-MSPS, 4-Ch Small Form Factor Design for Test and Measurement Applications](#) using four [ADS8900B](#) SAR ADCs, four [OPA2625](#) precision amplifiers and one [REF5050](#) precision reference.



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to [TI Precision Design TIPD211, 18-Bit, 1-MSPS, 4-Ch Small Form Factor Design for Test and Measurement Applications \(TIDUBW7\)](#).

8.2.1.3 Application Curves



8.2.2 DAQ Circuit With FDA Input Driver and Single-Ended or Differential Input




Figure 108. DAQ Circuit With FDA Input Driver and Differential Input




Figure 109. DAQ Circuit With FDA Input Driver and Single-Ended Input

8.2.3 Design Requirements

For this example, the design parameters are listed in [Table 22](#).

Table 22. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
ADC sample rate	Maximum-specified throughput
Input signal	2-kHz input, $\pm 4.5\text{-V}_{PP}$ fully differential and $\pm 4.5\text{-V}_{PP}$ single-ended bipolar signal
Noise performance, SNR	> 101-dB
Distortion, THD	< -120-dB,
Linearity, INL	< $\pm 1\text{-LSB}$
Reference	4.5 V
Power supply	< 5.4-V analog, 3.3-V I/O

8.2.4 Detailed Design Procedure

The application circuits are shown in [Figure 108](#) and [Figure 109](#). In both applications, the input signal is processed through a high-bandwidth, low-distortion, fully-differential amplifier (FDA) designed in a gain of 1 V/V and a low-pass RC filter before going to the ADC.



The reference voltage of 4.5 V generated by the high-precision, low-noise [REF5045](#) circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 16 Hz.

Generally, the distortion from the input driver must be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the FDA in an inverting gain configuration that establishes a fixed common-mode level for the circuit. This configuration also eliminates the requirement of a rail-to-rail swing at the amplifier input. Therefore, these circuits use the low-power [THS4551](#) as an input driver that provides exceptional ac performance because of its extremely low-distortion and high bandwidth specifications. In addition, the components of the charge kickback filter keep the noise from the front-end circuit low without adding distortion to the input signal.

The circuit in [Figure 108](#) shows a fully-differential data acquisition (DAQ) block optimized for low distortion and noise using the THS4551 and ADS891xB. This front-end circuit configuration requires a differential signal at the input of the FDA and provides a differential output to drive the ADC inputs. The common-mode voltage of the input signal provided to the ADC is set by the V_{OCM} pin of the THS4551 (not shown in [Figure 108](#)). To use the complete dynamic range of the ADC, V_{OCM} can be set to $V_{REF} / 2$ by using a simple resistive divider.

The circuit in [Figure 109](#) shows a single-ended to differential DAQ block optimized for low distortion and noise using the THS4551 and the ADS891xB. This front-end circuit configuration requires a single-ended bipolar signal at the input of the FDA and provides a fully-differential output to drive the ADC inputs. The common-mode voltage of the input signal provided to the ADC is set by the V_{OCM} pin of the THS4551 (not shown in [Figure 109](#)). To use the complete dynamic range of the ADC, V_{OCM} can be set to $V_{REF} / 2$ by using a simple resistive divider.

8.2.5 Application Curves






Figure 112. Noise-Performance FFT Plot: ADS8910B, Differential Input




Figure 113. Noise-Performance FFT Plot: ADS8910B, Single-Ended Input




Figure 114. Noise-Performance FFT Plot: ADS8912B, Differential Input




Figure 115. Noise-Performance FFT Plot: ADS8912B, Single-Ended Input




Figure 116. Noise-Performance FFT Plot: ADS8914B, Differential Input




Figure 117. Noise-Performance FFT Plot: ADS8914B, Single-Ended Input

9 Power-Supply Recommendations

The devices have two separate power supplies: RV_{DD} and DV_{DD} . The internal reference buffer and the internal LDO operate on RV_{DD} . The ADC core operates on the LDO output (available on the DECAP pins). DV_{DD} is used for the interface circuits. RV_{DD} and DV_{DD} can be independently set to any value within their permissible ranges. During normal operation, if RV_{DD} supply drops below the RV_{DD} minimum specification, ramp the RV_{DD} supply down to ≤ 0.7 V before power-up. During power-up, RV_{DD} must rise monotonically to the recommended minimum operating voltage.

The RV_{DD} supply voltage value defines the permissible range for the external reference voltage V_{REF} on REFIN pin as:

$$2.5 \text{ V} \leq V_{REF} \leq (RV_{DD} - 0.3) \text{ V} \quad (19)$$

Place a 10- μF decoupling capacitor between the RV_{DD} and GND pins, and between the DV_{DD} and GND pins, as shown in [Figure 118](#). Use a minimum 1- μF decoupling capacitor between the DECAP pins and the GND pin.




Figure 118. Power-Supply Decoupling

10 Layout

10.1 Layout Guidelines

This section provides some layout guidelines for achieving optimum performance with the ADS891xB device family.

10.1.1 Signal Path

As illustrated in [Figure 119](#), the analog input signals are routed in opposite directions to the digital connections. The reference decoupling components are kept away from the switching digital signals. This arrangement prevents noise generated by digital switching activity from coupling to sensitive analog signals.

10.1.2 Grounding and PCB Stack-Up

Low inductance grounding is critical for achieving optimum performance. Grounding inductance is kept below 1 nH with 15-mil grounding vias and a printed circuit board (PCB) layout design that has at least four layers. Place all critical components of the signal chain on the top layer with a solid analog ground from subsequent inner layers to minimize via length to ground.

For lowest inductance grounding, connect the GND pins of the ADS891xB (pin 11 and pin 15) directly to the device thermal pad and place at least four 8-mil grounding vias on the device thermal pad.

10.1.3 Decoupling of Power Supplies

Place the decoupling capacitors on $R_{V_{DD}}$, the LDO output, and DV_{DD} within 20 mil from the respective pins, and use a 15-mil via to ground from each capacitor. Avoid placing vias between any supply pin and the respective decoupling capacitor.

10.1.4 Reference Decoupling

Dynamic currents are also present at the REFBUFOUT and REFM pins during the conversion phase, and excellent decoupling is required to achieve optimum performance. Place a 22- μ F, X7R-grade, ceramic capacitor with at least 10-V rating and an ESR of 1- Ω between the REFBUFOUT and the REFM pins, as illustrated in [Figure 119](#). Select 0603- or 0805-size capacitors to keep equivalent series inductance (ESL) low. Connect the REFM pins to the decoupling capacitor before a ground via.

10.1.5 Differential Input Decoupling

Dynamic currents are also present at the differential analog inputs of the ADS891xB. Use C0G- or NPO-type capacitors to decouple these inputs because with these type of capacitors, capacitance stays almost constant over the full input voltage range. Lower-quality capacitors (such as X5R and X7R) have large capacitance changes over the full input-voltage range that may cause degradation in the performance of the device.

10.2 Layout Example




Figure 119. Recommended Layout

11 器件和文档支持

11.1 Documentation Support

11.1.1 相关文档

如需相关文档，请参阅：

- 《[ADS8910BEVM-PDK 用户指南](#)》（文献编号：SBAU268）
- 《[通过 TI 的 multiSPI™ 数字接口为 SAR ADC 实现更快、更智能、更强大的系统解决方案](#)》
- 《[超声波 CW 多普勒求和及 20 位真正原始数据转换参考设计](#)》
- 《[适用于测试和测量应用的 20 位、1MSPS、4 通道 接收器 参考设计](#)》
- 《[可实现最大 SNR 和采样率的 20 位、1MSPS 隔离器优化数据采集参考设计](#)》
- 《[优化抖动以实现最大 SNR 和采样率的 20 位、1MSPS 隔离式数据采集 \(DAQ\) 参考设计](#)》
- 《[使用增强型 SPI ADC 接口简化隔离设计](#)》
- 《[优化高分辨率和高吞吐量数据转换器上的数据传输](#)》
- 《[改善精密数据转换器的输入趋稳](#)》
- 《[OPAx625 高带宽、高精度、低 THD+N、16 位和 18 位模数转换器 \(ADC\) 驱动器数据表](#)》
- 《[REF5050 低噪声、极低漂移、精密电压基准数据表](#)》
- 《[THS4551 低噪声、高精度 150MHz 全差分放大器](#)》

11.2 相关链接

下面的表格中列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件，以及立即购买的快速链接。

表 23. 相关链接

器件	产品文件夹	立即订购	技术文档	工具和软件	支持和社区
ADS8910B	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ADS8912B	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ADS8914B	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. 有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

TI E2E™ 在线社区 [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

multiSPI, TINA-TI, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS8910BRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8910B	Samples
ADS8910BRGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8910B	Samples
ADS8912BRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8912B	Samples
ADS8912BRGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8912B	Samples
ADS8914BRGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8914B	Samples
ADS8914BRGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8914B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8910BRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS8910BRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS8912BRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS8912BRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS8914BRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
ADS8914BRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8910BRGER	VQFN	RGE	24	3000	346.0	346.0	33.0
ADS8910BRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS8912BRGER	VQFN	RGE	24	3000	346.0	346.0	33.0
ADS8912BRGET	VQFN	RGE	24	250	210.0	185.0	35.0
ADS8914BRGER	VQFN	RGE	24	3000	346.0	346.0	33.0
ADS8914BRGET	VQFN	RGE	24	250	210.0	185.0	35.0

RGE 24

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4204104/H

RGE0024H

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
SCALE: 20X



4219016 / A 08/2017

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司