

AFE7903 具有 12 GSPS DAC 和 3 GSPS ADC、400 MHz IBW 的 2T2R 5MHz 至 7.4 GHz 射频采样 AFE

1 特性

- [申请完整数据表](#)
- 双通道射频采样 12 GSPS 发送 DAC
- 双通道射频采样 3 GSPS 接收 ADC
- 每 TX 或 RX 信号带宽上限：400 MHz
- 射频频率范围：5 MHz 至 7.4 GHz
- 数字步进衰减器 (DSA)：
 - TX：40 dB 范围，0.125 dB 步进
 - RX：25 dB 范围，0.5 dB 步进
- 用于 TX 和 RX 的单频带或双频带 DUC/DDC
- 每个 TX/RX 为 16 个 NCO
- 可选内部 PLL/VCO，提供 DAC 或 ADC 采样率下的 DAC/ADC 时钟或外部时钟
- Sysref 对齐检测器
- 串行器/解串器数据接口：
 - 可兼容 JESD204B 和 JESD204C
 - 8 个高达 29.5 Gbps 的串行器/解串器收发器
 - 子类 1 多器件同步
- 封装：17mm × 17mm FCBGA，间距为 0.8 mm

2 应用

- [雷达](#)
- [导引头前端](#)
- [无线电防御](#)
- [战术通信基础设施](#)
- [无线通信测试](#)

3 说明


AFE7903 是一款高性能、宽带宽、多通道收发器，集成了两个射频采样发送链和两个射频采样接收链。此器件具有高达 7.4 GHz 的工作频率，支持直接在 HF、VHF、UHF、L、S 和 C 带频率范围内进行射频采样，无需额外的频率转换级。密度和灵活性的改进实现了对高通道数、多任务系统的支持。

TX 信号路径支持插值和数字上变频选项，提供高达 400 MHz 的信号带宽。DUC 的输出驱动 12 GSPS DAC (数模转换器)，通过混合模式输出选项增强在第二奈奎斯特区的运行。DAC 输出包括一个具有 40dB 范围以及 1dB 模拟和 0.125dB 数字步进的可变增益放大器 (TX DSA)。

封装信息

| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸 ⁽²⁾ |
|---------|-------------------|---------------------|
| AFE7903 | FC-BGA | 17 mm × 17 mm |

- (1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。
- (2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



功能方框图

Table of Contents

| | | | |
|---|-----------|---|------------|
| 1 特性 | 1 | 6.8 Digital Electrical Characteristics..... | 22 |
| 2 应用 | 1 | 6.9 Power Supply Electrical Characteristics..... | 24 |
| 3 说明 | 1 | 6.10 Timing Requirements..... | 29 |
| 4 说明 (续) | 3 | 6.11 Switching Characteristics..... | 30 |
| 5 Revision History | 3 | 6.12 Typical Characteristics..... | 31 |
| 6 Specifications | 4 | 7 Device and Documentation Support | 147 |
| 6.1 Absolute Maximum Ratings..... | 4 | 7.1 接收文档更新通知..... | 147 |
| 6.2 ESD Ratings..... | 4 | 7.2 支持资源..... | 147 |
| 6.3 Recommended Operating Conditions..... | 5 | 7.3 Trademarks..... | 147 |
| 6.4 Thermal Information..... | 5 | 7.4 静电放电警告..... | 147 |
| 6.5 Transmitter Electrical Characteristics..... | 6 | 7.5 术语表..... | 147 |
| 6.6 RF ADC Electrical Characteristics..... | 14 | 9 Mechanical, Packaging, and Orderable Information | 147 |
| 6.7 PLL/VCO/Clock Electrical Characteristics..... | 20 | | |

4 说明 (续)

每个接收器链均包含一个 25 dB 范围的 DSA (数字步进衰减器), 后跟一个 3 GSPS ADC (模数转换器)。每个接收器通道都有一个模拟峰值功耗检测器和各种数字功耗检测器, 有助于外部或内部自主自动增益控制器的实现, 另外还具有一个射频过载检测器, 用于提供器件可靠性保护。灵活的抽取选项提供高达 400 MHz (对于两个 RX) 的数据带宽优化。

该器件包含一个 SYSREF 时序检测器, 用于优化相对于器件时钟的 SYSREF 输入时序。

5 Revision History

注: 以前版本的页码可能与当前版本的页码不同

Changes from July 14, 2022 to June 5, 2023 (from Revision A (July 2022) to Revision B (June 2023))

| | Page |
|---|------|
| • 将“器件信息”更改为封装信息表..... | 1 |
| • Changed I_{IH} and I_{IL} units to μA | 22 |
| • Removed TX Clock Dither Enabled from TX Typical characteristics and specification headers..... | 73 |
| • Changed 1 st Nyquist zone output to 2 nd Nyquist zone output in 节 6.12.14 header..... | 133 |

Changes from March 1, 2022 to July 14, 2022 (from Revision * (March 2022) to Revision A (July 2022))

| | Page |
|---|------|
| • 从 DSA 和 NCO 特性中删除了 FB..... | 1 |
| • ADC sample rate divider..... | 20 |
| • Changed 2.6 to 1.8 GHz matching..... | 48 |
| • Removed Dither = 1 from the conditions and dither plot..... | 73 |
| • Removed Dither = 1 from the conditions..... | 85 |
| • Removed Dither = 1 from the conditions..... | 96 |
| • Removed Dither = 1 from the conditions..... | 100 |
| • Replaced 0TX with 1TX..... | 113 |
| • Removed Dither = 1 from conditions and dither plot..... | 113 |
| • Removed Dither = 1 from the conditions..... | 123 |
| • Removed Dither = 1 from the conditions..... | 133 |

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|----------------------|--|-------------|------------------|------|
| Supply Voltage Range | DVDD0P9, VDDT0P9 | - 0.3 | 1.2 | V |
| | VDD1P2RX, VDD1P2TXCLK, VDD1P2TXENC, VDD1P2PLL, VDD1P2PLLCLKREF, VDD1P2FB, VDD1P2FBCML, VDD1P2RXCML | - 0.3 | 1.4 | V |
| | VDD1P8RX, VDD1P8RXCLK, VDD1P8TX, VDD1P8TXDAC, VDD1P8TXENC, VDD1P8PLL, VDD1P8PLLVC0, VDD1P8FB, VDD1P8FBCLK, VDD1P8GPIO, VDDA1P8 | - 0.5 | 2.1 | V |
| Pin Voltage Range | {1/3}RXIN+/- | - 0.5 | VDDR1P8+0.3 | V |
| | {1/3}TXOUT+/- | - 0.5 | VDDTX1P8+0.3 | V |
| | REFCLK+/-, SYSREF+/- | - 0.3 | 1.4 | V |
| | {1:8}SRX+/- | - 0.3 | 1.4 | V |
| | {1:8}STX+/- | - 0.3 | 1.4 | V |
| | GPIO{B/C/D/E}x, SPICLK, SPISDIO, SPISDO, SPISEN, RESETZ, BISTB0, BISTB1 | - 0.5 | VDD1P8GPIO + 0.3 | V |
| | IFORCE, VSENSE | - 0.3 | VDDCLK1P8 + 0.3 | V |
| SRDAMUX1, SRDAMUX2 | - 0.3 | VDDA1P8+0.3 | V | |
| Peak Input Current | any input | | 20 | mA |
| T _J | Junction temperature | | 150 | °C |
| T _{stg} | Storage temperature | - 65 | 150 | °C |

- (1) Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under [Recommended Operating Conditions](#). If used outside the [Recommended Operating Conditions](#) but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾ | 1000 | V |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins | 150 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|---|--|------|-------|--------------------|------|
| DVDD0P9, VDDT0P9 | Supply voltage 0.9V | 0.9 | 0.925 | 0.95 | V |
| VDD1P2{RX/TXCLK/TXENC/FB/PLL/ PLLCLKREF/FBCML/RXCML} | Supply voltage 1.2V | 1.15 | 1.2 | 1.25 | V |
| VDD1P8{RX/RXCLK/TX/TXDAC/ TXENC/PLL/PLLVCO/FB/FBCLK/ GPIO}, VDDA1P8 | Supply voltage 1.8V | 1.75 | 1.8 | 1.85 | V |
| T _A | Ambient temperature | - 40 | | 85 | °C |
| T _J | Operating Junction Temperature | | | 110 ⁽¹⁾ | °C |
| | Maximum Operating Junction Temperature | 125 | | | °C |

- (1) Prolonged use at or above this junction temperature can increase the device failure-in-time (FIT) rate. Refer to [SBAA403 application note](#) for additional details

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | 17x17mm FC-BGA | UNIT |
|-------------------------------|--|----------------|------|
| | | 400 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 16.2 | °C/W |
| R _{θJC(top)} | Junction-to-case (top) thermal resistance | 0.42 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 4.85 | °C/W |
| Ψ _{JT} | Junction-to-top characterization parameter | 0.12 | °C/W |
| Ψ _{JB} | Junction-to-board characterization parameter | 4.6 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Transmitter Electrical Characteristics

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz, $f_{\text{DAC}} = 11796.48\text{MSPS}$ below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--|---|------|-----------|-----------|----------|
| DAC_{RES} | DAC resolution | | | 14 | | bits |
| f_{RFout} | RF output frequency range | $f_{\text{DAC}} = 12\text{ GSPS}$, 1 st Nyquist | 5 | | 6000 | MHz |
| | | $f_{\text{DAC}} = 9\text{ GSPS}$, 1 st Nyquist | 5 | | 4500 | |
| | | $f_{\text{DAC}} = 9\text{ GSPS}$, 2 nd Nyquist | 4500 | | 7400 | |
| | | $f_{\text{DAC}} = 6\text{ GSPS}$, 1 st Nyquist | 5 | | 3000 | |
| | | $f_{\text{DAC}} = 6\text{ GSPS}$, 2 nd Nyquist | 3000 | | 6000 | |
| $P_{\text{max_FS}}$ | Max Full Scale Output Power, max gain 1 tone, at device pins | $f_{\text{out}} = 10\text{ MHz}$, $f_{\text{DAC}} = 6\text{GSPS}$, -0.1dBFS | | 6.5 | | dBm |
| | | $f_{\text{out}} = 30\text{ MHz}$, $f_{\text{DAC}} = 6\text{GSPS}$, -0.1dBFS | | 6.5 | | dBm |
| | | $f_{\text{out}} = 400\text{ MHz}$, $f_{\text{DAC}} = 6\text{GSPS}$, -0.1dBFS | | 5.6 | | dBm |
| | | $f_{\text{out}} = 850\text{ MHz}$, $f_{\text{DAC}} = 5898.24\text{ MSPS}$, -0.5dBFS | | 4.3 | | dBm |
| | | $f_{\text{out}} = 1800\text{ MHz}$, $f_{\text{DAC}} = 5898.24\text{ MSPS}$, -0.5dBFS | | 3.2 | | dBm |
| | | $f_{\text{out}} = 2600\text{ MHz}$, $f_{\text{DAC}} = 8847.36\text{ MSPS}$, -0.5dBFS | | 2.3 | | dBm |
| | | $f_{\text{out}} = 3500\text{ MHz}$, -0.5dBFS | | 2.9 | | dBm |
| | | $f_{\text{out}} = 4900\text{ MHz}$, -0.5dBFS | | -0.6 | | dBm |
| | | $f_{\text{out}} = 3500\text{ MHz}$, $f_{\text{DAC}} = 5898.24\text{ MSPS}$, -0.5dBFS, straight mode | | -2.3 | | dBm |
| | | $f_{\text{out}} = 4900\text{ MHz}$, $f_{\text{DAC}} = 5898.24\text{ MSPS}$, -0.5dBFS, straight mode | | -3.4 | | dBm |
| $f_{\text{out}} = 4900\text{ MHz}$, $f_{\text{DAC}} = 8847.36\text{ MSPS}$, -0.5dBFS, straight mode | | -3.9 | | dBm | | |
| R_{TERM} | Output termination resistor | Default setting | | 100 | | Ω |
| $\text{ATT}_{\text{range}}$ | DSA Attenuation range | | | 40 | | dB |
| ATT_{step} | DSA Analog Attenuation step | | | 1.0 | | dB |
| | DSA Attenuation step accuracy (DNL) (1) | $0 < \text{Atten} < 40\text{dB}$, after calibration | | ± 0.1 | | dB |
| | | $0 < \text{Atten} < 40\text{dB}$, before calibration | | | ± 0.2 | |
| ATT_{step} | DSA Gain Steps Phase accuracy, any 8dB range(1) | $f_{\text{out}} = 30\text{MHz}$ | | ± 1 | | deg |
| | | $f_{\text{out}} = 400\text{MHz}$ | | ± 1 | | deg |
| | | $f_{\text{out}} = 850\text{MHz}$ | | ± 1 | | deg |
| | | $f_{\text{out}} = 1800\text{MHz}$ | | ± 1 | | deg |
| | | $f_{\text{out}} = 2600\text{MHz}$ | | ± 1 | | deg |
| | | $f_{\text{out}} = 3500\text{MHz}$ | | ± 1 | | |
| | | $f_{\text{out}} = 4900\text{MHz}$ | | ± 1 | | deg |
| G_{flat} | Gain flatness | any 20MHz | | 0.1 | | dB |
| | | 600MHz BW, $F_{\text{out}} < 4.9\text{G}$ | | 1.2 | | |

6.5 Transmitter Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz, $f_{\text{DAC}} = 11796.48\text{MSPS}$ below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|---|-----|-----|-----|------|
| IMD3 | 3rd Order Intermodulation distortion | $f_{\text{DAC}} = 6 \text{ GSPS}$, $f_{\text{out}} = 5\text{MHz} \pm 1\text{MHz}$, -7dBFS each tone | | -48 | | dBc |
| | | $f_{\text{DAC}} = 6 \text{ GSPS}$, $f_{\text{out}} = 30\text{MHz} \pm 1\text{MHz}$, -7dBFS each tone | | -47 | | dBc |
| | | $f_{\text{DAC}} = 6 \text{ GSPS}$, $f_{\text{out}} = 400\text{MHz} \pm 2\text{MHz}$, -7dBFS each tone | | -51 | | dBc |
| | | $f_{\text{out}} = 850\text{MHz} \pm 10\text{MHz}$, -7dBFS each tone | | -61 | | dBc |
| | | $f_{\text{out}} = 1800\text{MHz} \pm 10\text{MHz}$, -7dBFS each tone | | -62 | | dBc |
| | | $f_{\text{out}} = 2600\text{MHz} \pm 10\text{MHz}$, -7dBFS each tone | | -64 | | dBc |
| | | $f_{\text{out}} = 3500\text{MHz} \pm 10\text{MHz}$, -7dBFS each tone | | -63 | | dBc |
| | | $f_{\text{out}} = 4900\text{MHz} \pm 10\text{MHz}$, -7dBFS each tone | | -64 | | dBc |
| | | $f_{\text{out}} = 5\text{MHz} \pm 1\text{MHz}$, -13dBFS each tone | | -72 | | dBc |
| | | $f_{\text{DAC}} = 6 \text{ GSPS}$, $f_{\text{out}} = 30\text{MHz} \pm 1\text{MHz}$, -13dBFS each tone | | -71 | | dBc |
| | | $f_{\text{DAC}} = 6 \text{ GSPS}$, $f_{\text{out}} = 400\text{MHz} \pm 2\text{MHz}$, -13dBFS each tone | | -72 | | dBc |
| | | $f_{\text{out}} = 850\text{MHz} \pm 10\text{MHz}$, -13dBFS each tone | | -73 | | dBc |
| | | $f_{\text{out}} = 1800\text{MHz} \pm 10\text{MHz}$, -13dBFS each tone | | -75 | | dBc |
| | | $f_{\text{out}} = 2600\text{MHz} \pm 10\text{MHz}$, -13dBFS each tone | | -79 | | dBc |
| | | $f_{\text{out}} = 3500\text{MHz} \pm 10\text{MHz}$, -13dBFS each tone | | -77 | | dBc |
| $f_{\text{out}} = 4900\text{MHz} \pm 10\text{MHz}$, -13dBFS each tone | | -77 | | dBc | | |
| SFDR | Spurious Free Dynamic Range (within Nyquist zone) | $f_{\text{out}} = 30 \text{ MHz}$, $f_{\text{DAC}} = 6000 \text{ MSPS}$, interleave mode, 20Gbps SerDes rate | | 45 | | dBc |
| | | $f_{\text{out}} = 400 \text{ MHz}$, $f_{\text{DAC}} = 6000 \text{ MSPS}$, interleave mode, 20Gbps SerDes rate | | 48 | | dBc |
| | | $f_{\text{out}} = 850 \text{ MHz}$, $f_{\text{DAC}} = 11796.48 \text{ MSPS}$ | | 62 | | dBc |
| | | $f_{\text{out}} = 1800 \text{ MHz}$, $f_{\text{DAC}} = 11796.48 \text{ MSPS}$ | | 56 | | dBc |
| | | $f_{\text{out}} = 2600 \text{ MHz}$, $f_{\text{DAC}} = 11796.48 \text{ MSPS}$ | | 39 | | dBc |
| | | $f_{\text{out}} = 3500 \text{ MHz}$, $f_{\text{DAC}} = 11796.48 \text{ MSPS}$ | | 42 | | dBc |
| | | $f_{\text{out}} = 4900 \text{ MHz}$, $f_{\text{DAC}} = 11796.48 \text{ MSPS}$ | | 60 | | dBc |

6.5 Transmitter Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz, $f_{\text{DAC}} = 11796.48\text{MSPS}$ below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|--|-----|-----|-----|------|
| $f_s/2 - f_{\text{OUT}}$ | Interleaving Image | $f_{\text{DAC}} = 5898.24\text{MSPS}$, interleave mode | | -47 | | dBc |
| | | $f_{\text{DAC}} = 8847.36\text{MSPS}$, interleave mode | | -43 | | dBc |
| | | $f_{\text{DAC}} = 11796.48\text{MSPS}$, interleave mode | | -43 | | dBc |
| HD2 | 2 nd Harmonic Distortion (within Nyquist zone) | $f_{\text{DAC}} = 6\text{GSPS}$, $f_{\text{out}} = 5\text{MHz}$ | | -72 | | dBc |
| | | $f_{\text{DAC}} = 6\text{GSPS}$, $f_{\text{out}} = 30\text{MHz}$ | | -75 | | dBc |
| | | $f_{\text{DAC}} = 6\text{GSPS}$, $f_{\text{out}} = 100\text{MHz}$ | | -73 | | dBc |
| | | $f_{\text{out}} = 400\text{MHz}$ | | -46 | | dBc |
| | | $f_{\text{out}} = 850\text{MHz}$ | | -65 | | dBc |
| | | $f_{\text{out}} = 1800\text{MHz}$ | | -68 | | dBc |
| | | $f_{\text{out}} = 2600\text{MHz}$ | | -47 | | dBc |
| | | $f_{\text{out}} = 3500\text{MHz}$ | | -59 | | dBc |
| | | $f_{\text{out}} = 4900\text{MHz}$ | | -48 | | dBc |
| | | $f_{\text{out}} = 850\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -74 | | dBc |
| | | $f_{\text{out}} = 1800\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -67 | | dBc |
| | | $f_{\text{out}} = 2600\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -58 | | dBc |
| | | $f_{\text{out}} = 3500\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -69 | | dBc |
| $f_{\text{out}} = 4900\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -59 | | dBc | | |
| HD3 | 3 rd Harmonic Distortion (within Nyquist zone) | $f_{\text{DAC}} = 6\text{GSPS}$, $f_{\text{out}} = 5\text{MHz}$ | | -46 | | dBc |
| | | $f_{\text{DAC}} = 6\text{GSPS}$, $f_{\text{out}} = 30\text{MHz}$ | | -48 | | dBc |
| | | $f_{\text{DAC}} = 6\text{GSPS}$, $f_{\text{out}} = 100\text{MHz}$ | | -49 | | dBc |
| | | $f_{\text{DAC}} = 6\text{GSPS}$, $f_{\text{out}} = 400\text{MHz}$ | | -49 | | dBc |
| | | $f_{\text{out}} = 850\text{MHz}$ | | -56 | | dBc |
| | | $f_{\text{out}} = 1800\text{MHz}$ | | -58 | | dBc |
| | | $f_{\text{out}} = 2600\text{MHz}$ | | -60 | | dBc |
| | | $f_{\text{out}} = 3500\text{MHz}$ | | -63 | | dBc |
| | | $f_{\text{out}} = 4900\text{MHz}$ | | -66 | | dBc |
| | | $f_{\text{DAC}} = 6\text{GSPS}$, $f_{\text{out}} = 5\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -83 | | dBc |
| | | $f_{\text{DAC}} = 6\text{GSPS}$, $f_{\text{out}} = 30\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -83 | | dBc |
| | | $f_{\text{DAC}} = 6\text{GSPS}$, $f_{\text{out}} = 100\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -82 | | dBc |
| | | $f_{\text{DAC}} = 6\text{GSPS}$, $f_{\text{out}} = 400\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -79 | | dBc |
| | | $f_{\text{out}} = 850\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -87 | | dBc |
| | | $f_{\text{out}} = 1800\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -84 | | dBc |
| | | $f_{\text{out}} = 2600\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -79 | | dBc |
| | | $f_{\text{out}} = 3500\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -84 | | dBc |
| | | $f_{\text{out}} = 4900\text{MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -88 | | dBc |

6.5 Transmitter Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz, $f_{\text{DAC}} = 11796.48\text{MSPS}$ below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------|--|--|-----|-----|-----|------|
| HD _n , n >= 4 | Harmonic Distortion n >= 4 (within Nyquist zone) | $f_{\text{DAC}} = 6\text{ GSPS}$, $f_{\text{out}} = 5\text{ MHz}$ | | -58 | | dBc |
| | | $f_{\text{DAC}} = 6\text{ GSPS}$, $f_{\text{out}} = 30\text{ MHz}$ | | -60 | | dBc |
| | | $f_{\text{DAC}} = 6\text{ GSPS}$, $f_{\text{out}} = 100\text{ MHz}$ | | -61 | | dBc |
| | | $f_{\text{DAC}} = 6\text{ GSPS}$, $f_{\text{out}} = 400\text{ MHz}$ | | -50 | | dBc |
| | | $f_{\text{out}} = 850\text{ MHz}$ | | -85 | | dBc |
| | | $f_{\text{out}} = 1800\text{ MHz}$ | | -90 | | dBc |
| | | $f_{\text{out}} = 2600\text{ MHz}$ | | -84 | | dBc |
| | | $f_{\text{out}} = 3500\text{ MHz}$ | | -86 | | dBc |
| | | $f_{\text{out}} = 4900\text{ MHz}$ | | -87 | | dBc |
| | | $f_{\text{DAC}} = 6\text{ GSPS}$, $f_{\text{out}} = 5\text{ MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -92 | | dBc |
| | | $f_{\text{DAC}} = 6\text{ GSPS}$, $f_{\text{out}} = 30\text{ MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -94 | | dBc |
| | | $f_{\text{DAC}} = 6\text{ GSPS}$, $f_{\text{out}} = 100\text{ MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -93 | | dBc |
| | | $f_{\text{DAC}} = 6\text{ GSPS}$, $f_{\text{out}} = 400\text{ MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -85 | | dBc |
| | | $f_{\text{out}} = 850\text{ MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -89 | | dBc |
| | | $f_{\text{out}} = 1800\text{ MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -92 | | dBc |
| | | $f_{\text{out}} = 2600\text{ MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -87 | | dBc |
| | | $f_{\text{out}} = 3500\text{ MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -88 | | dBc |
| | | $f_{\text{out}} = 4900\text{ MHz}$, $A_{\text{OUT}} = -12\text{dBFS}$ | | -89 | | dBc |
| SFDR +/- 250 MHz | Spurious Free Dynamic Range within +/- 250 MHz | $f_{\text{DAC}} = 6\text{ GSPS}$, $f_{\text{out}} = 400\text{ MHz}$ | | 87 | | dBc |
| | | $f_{\text{out}} = 850\text{ MHz}$, $f_{\text{DAC}} = 11796.48\text{ MSPS}$ | | 84 | | dBc |
| | | $f_{\text{out}} = 1800\text{ MHz}$, $f_{\text{DAC}} = 11796.48\text{ MSPS}$ | | 78 | | dBc |
| | | $f_{\text{out}} = 2600\text{ MHz}$, $f_{\text{DAC}} = 11796.48\text{ MSPS}$ | | 80 | | dBc |
| | | $f_{\text{out}} = 3500\text{ MHz}$, $f_{\text{DAC}} = 11796.48\text{ MSPS}$ | | 81 | | dBc |
| | | $f_{\text{out}} = 4900\text{ MHz}$, $f_{\text{DAC}} = 11796.48\text{ MSPS}$ | | 74 | | dBc |
| $f_s/4$ | Fixed Spur | $f_{\text{DAC}} = 5898.24\text{ MSPS}$, $f_{\text{OUT}} = f_{\text{DAC}}/4\text{-}50\text{MHz}$ | | -95 | | dBFS |
| | | $f_{\text{DAC}} = 8847.36\text{ MSPS}$, $f_{\text{OUT}} = f_{\text{DAC}}/4\text{-}50\text{MHz}$ | | -88 | | dBFS |
| | | $f_{\text{DAC}} = 11796.48\text{ MSPS}$, $f_{\text{OUT}} = f_{\text{DAC}}/4\text{-}50\text{MHz}$ | | -76 | | dBFS |
| $f_s/2$ | Fixed Spur | $f_{\text{DAC}} = 5898.24\text{ MSPS}$, $f_{\text{OUT}} = f_{\text{DAC}}/2\text{-}50\text{MHz}$ | | -52 | | dBFS |
| | | $f_{\text{DAC}} = 8847.36\text{ MSPS}$, $f_{\text{OUT}} = f_{\text{DAC}}/2\text{-}50\text{MHz}$ | | -45 | | dBFS |
| | | $f_{\text{DAC}} = 11796.48\text{ MSPS}$, $f_{\text{OUT}} = f_{\text{DAC}}/2\text{-}50\text{MHz}$ | | -49 | | dBFS |

6.5 Transmitter Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz, $f_{\text{DAC}} = 11796.48\text{MSPS}$ below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|---|---|-----|-----|-----|------|
| $3*f_s/4$ | Fixed Spur | 2nd Nyquist, $f_{\text{DAC}} = 5898.24\text{MSPS}$, $f_{\text{OUT}} = 3*f_{\text{DAC}}/4 - 50\text{MHz}$ | | -82 | | dBFS |
| | | 2nd Nyquist, $f_{\text{DAC}} = 8847.36\text{MSPS}$, $f_{\text{OUT}} = 3*f_{\text{DAC}}/4 - 50\text{MHz}$ | | -75 | | dBFS |
| | | 2nd Nyquist, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $f_{\text{OUT}} = 3*f_{\text{DAC}}/4 - 50\text{MHz}$ | | -49 | | dBFS |
| ACPR _{1xcarr} | ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 0.85\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -70 | | dBc |
| | | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -66 | | dBc |
| | | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -62 | | dBc |
| | | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -51 | | dBc |
| ACPR _{1xcarr} | ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 1.8425\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -71 | | dBc |
| | | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -66 | | dBc |
| | | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -61 | | dBc |
| | | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -50 | | dBc |
| ACPR _{1xcarr} | ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 2.6\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -72 | | dBc |
| | | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -66 | | dBc |
| | | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -60 | | dBc |
| | | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -49 | | dBc |
| ACPR _{1xcarr} | ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 3.5\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -71 | | dBc |
| | | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -65 | | dBc |
| | | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -58 | | dBc |
| | | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -47 | | dBc |
| ACPR _{1xcarr} | ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier $f_{\text{out}} = 4.9\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -69 | | dBc |
| | | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -64 | | dBc |
| | | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -58 | | dBc |
| | | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -47 | | dBc |

6.5 Transmitter Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz, $f_{\text{DAC}} = 11796.48\text{MSPS}$ below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|--|---|-----|------|-----|---------|
| ACPR _{1xcarr} | ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier $f_{\text{out}} = 2.6$ GHz | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -65 | | dBc |
| | | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -59 | | dBc |
| | | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -53 | | dBc |
| | | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -41 | | dBc |
| ACPR _{1xcarr} | ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier $f_{\text{out}} = 3.5$ GHz | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -63 | | dBc |
| | | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -56 | | dBc |
| | | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -49 | | dBc |
| | | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -38 | | dBc |
| ACPR _{1xcarr} | ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier $f_{\text{out}} = 4.9$ GHz | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -63 | | dBc |
| | | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -56 | | dBc |
| | | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -51 | | dBc |
| | | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{out}}=-13\text{dBFS}$ | | -41 | | dBc |
| EVM | Error Vector Magnitude, 1x 20MHz E-TM3.1/3.1a, no ref. clock noise | $F_{\text{out}} = 0.85$ GHz, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{OUT}}=-13\text{dBFS}$ | | 0.16 | | % |
| | | $F_{\text{out}} = 1.8425$ GHz, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{OUT}}=-13\text{dBFS}$ | | 0.21 | | % |
| | | $F_{\text{out}} = 2.6$ GHz, $f_{\text{DAC}} = 11796.48\text{MSPS}$, $P_{\text{OUT}}=-13\text{dBFS}$ | | 0.24 | | % |
| | | $F_{\text{out}} = 3.5$ GHz, $P_{\text{OUT}}=-13\text{dBFS}$ | | 0.27 | | % |
| | | $F_{\text{out}} = 4.9$ GHz, $P_{\text{OUT}}=-13\text{dBFS}$ | | 0.38 | | % |
| NSD _{dBFS} | Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 5$ MHz | Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$ | | -148 | | dBFS/Hz |
| | | Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$ | | -143 | | dBFS/Hz |
| | | Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$ | | -139 | | dBFS/Hz |
| | | Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$ | | -129 | | dBFS/Hz |
| NSD _{dBFS} | Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 30$ MHz | Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$ | | -154 | | dBFS/Hz |
| | | Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$ | | -146 | | dBFS/Hz |
| | | Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$ | | -142 | | dBFS/Hz |
| | | Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, $P_{\text{out}}=-12\text{dBFS}$ | | -132 | | dBFS/Hz |

6.5 Transmitter Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz, $f_{\text{DAC}} = 11796.48\text{MSPS}$ below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|--|-----|--------|-----|-------------|
| NSD _{dBFS} | Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 100\text{ MHz}$ | Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, Pout=-12dBFS | | -158 | | dBFS/ Hz |
| | | Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, Pout=-12dBFS | | -150 | | dBFS/ Hz |
| | | Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, Pout=-12dBFS | | -146 | | dBFS/ Hz |
| | | Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, Pout=-12dBFS | | -136 | | dBFS/ Hz |
| NSD _{dBFS} | Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 400\text{ MHz}$ | Atten=0dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, Pout=-12dBFS | | -160 | | dBFS/ Hz |
| | | Atten=20dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, Pout=-12dBFS | | -153 | | dBFS/ Hz |
| | | Atten=28dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, Pout=-12dBFS | | -150 | | dBFS/ Hz |
| | | Atten=39dB, $f_{\text{DAC}} = 6000\text{MSPS}$, 20Gbps SerDes rate, Pout=-12dBFS | | -139 | | dBFS/ Hz |
| NSD _{dBFS} | Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 0.85\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$, Pout=-13dBFS | | -158.8 | | dBFS/ Hz |
| | | Atten=20dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$, Pout=-13dBFS | | -152.7 | | dBFS/ Hz |
| | | Atten=28dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$, Pout=-13dBFS | | -148.7 | | dBFS/ Hz |
| | | Atten=39dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$, Pout=-13dBFS | | -137.9 | | dBFS/ Hz |
| NSD _{dBFS} | Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 1.8\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$, Pout=-13dBFS | | -157.9 | | dBFS/ Hz |
| | | Atten=20dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$, Pout=-13dBFS | | -151.3 | | dBFS/ Hz |
| | | Atten=28dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$, Pout=-13dBFS | | -145.6 | | dBFS/ Hz |
| | | Atten=39dB, $f_{\text{DAC}} = 5898.24\text{MSPS}$, Pout=-13dBFS | | -134.8 | | dBFS/ Hz |
| NSD _{dBFS} | Noise Spectral Density 20MHz offset $f_{\text{OUT}} = 2.6\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$, Pout=-13dBFS | | -158.3 | | dBFS/ Hz |
| | | Atten=20dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$, Pout=-13dBFS | | -151.6 | | dBFS/ Hz |
| | | Atten=28dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$, Pout=-13dBFS | | -144.9 | | dBFS/ Hz |
| | | Atten=39dB, $f_{\text{DAC}} = 8847.36\text{MSPS}$, Pout=-13dBFS | | -134.0 | | dBFS/ Hz |
| NSD _{dBFS} | Noise Spectral Density 20MHz offset $F_{\text{out}} = 3.5\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -158.2 | | dBFS/ Hz |
| | | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -150.9 | | dBFS/ Hz |
| | | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -144.4 | | dBFS/ Hz |
| | | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -133.4 | | dBFS/ Hz |

6.5 Transmitter Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; TX Input Rate = 491.52MSPS below 6GHz and 500MSPS above 6GHz, $f_{\text{DAC}} = 11796.48\text{MSPS}$ below 6GHz and 9GSPS above 6GHz; PLL clock mode below 6GHz and External clock mode above 6GHz; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|--|-----|--------|-----|-------------|
| NSD _{dBFS} | Noise Spectral Density 20MHz offset $F_{\text{out}} = 4.9\text{ GHz}$ | Atten=0dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -154.6 | | dBFS/ Hz |
| | | Atten=20dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -147.0 | | dBFS/ Hz |
| | | Atten=28dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -140.7 | | dBFS/ Hz |
| | | Atten=39dB, $f_{\text{DAC}} = 11796.48\text{MSPS}$, Pout=-13dBFS | | -129.9 | | dBFS/ Hz |
| S22 | Output Return Loss, +/- $f_c * 10\%$ | with matching | | -12 | | dB |
| Isolation | Far Channel: 2TXOUT to 4TXOUT | $f_{\text{out}} = 10\text{ MHz}$, $f_{\text{DAC}} = 6000\text{MSPS}$, straight mode ⁽²⁾ | | -104 | | dB |
| | | $f_{\text{out}} = 30\text{ MHz}$, $f_{\text{DAC}} = 6000\text{MSPS}$, straight mode ⁽²⁾ | | -100 | | dB |
| | | $f_{\text{out}} = 100\text{ MHz}$, $f_{\text{DAC}} = 6000\text{MSPS}$, straight mode ⁽²⁾ | | -105 | | dB |
| | | $f_{\text{out}} = 400\text{ MHz}$, $f_{\text{DAC}} = 6000\text{MSPS}$, straight mode ⁽³⁾ | | -97 | | dB |
| | | $f_{\text{out}} = 900\text{ MHz}$, $f_{\text{DAC}} = 8847.36\text{MSPS}$, straight mode | | -90 | | dB |
| | | $f_{\text{out}} = 1850\text{ MHz}$, $f_{\text{DAC}} =$ 8847.36MSPS, straight mode | | -91 | | dB |
| | | $f_{\text{out}} = 2600\text{ MHz}$, $f_{\text{DAC}} =$ 8847.36MSPS, straight mode | | -93 | | dB |
| | | $f_{\text{out}} = 3500\text{ MHz}$, $f_{\text{DAC}} =$ 8847.36MSPS, straight mode | | -94 | | dB |
| PN _{TXADD} | Additive Phase Noise External Clock Mode ⁽⁴⁾ | $f_{\text{out}} = 3.7\text{GHz}$, $f_{\text{OFFSET}} = 100\text{Hz}$ | | -97 | | dBc/Hz |
| | | $f_{\text{out}} = 3.7\text{GHz}$, $f_{\text{OFFSET}} = 1\text{kHz}$ | | -106 | | dBc/Hz |
| | | $f_{\text{out}} = 3.7\text{GHz}$, $f_{\text{OFFSET}} = 10\text{kHz}$ | | -117 | | dBc/Hz |
| | | $f_{\text{out}} = 3.7\text{GHz}$, $f_{\text{OFFSET}} = 100\text{kHz}$ | | -128 | | dBc/Hz |
| | | $f_{\text{out}} = 3.7\text{GHz}$, $f_{\text{OFFSET}} = 1\text{MHz}$ | | -138 | | dBc/Hz |
| | | $f_{\text{out}} = 3.7\text{GHz}$, $f_{\text{OFFSET}} = 10\text{MHz}$ | | -144 | | dBc/Hz |

- (1) After DSA calibration procedure
- (2) measured with 1 μH DC feed inductor
- (3) measured with 0.39 μH DC feed inductor
- (4) Input clock phase noise subtracted.

6.6 RF ADC Electrical Characteristics

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; RX Output Rate = 491.52MSPS and 500MSPS above 6GHz, $f_{\text{ADC}} = 2949.12\text{MSPS}$ below 6GHz and $f_{\text{ADC}} = 3000\text{MSPS}$ above 6GHz; PLL clock mode with $f_{\text{REF}} = 491.52\text{MHz}$ below 6GHz input frequency and External clock mode with $f_{\text{CLK}} = 9\text{GHz}$ above 6GHz input frequency; nominal power supplies; DSA Setting =3dB; SerDes rate =24.33Gbps; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------------|--|--|-----|-------|------|----------|
| ADC _{RES} | ADC resolution | | | 14 | | bits |
| F _{RFIn} | RF input frequency range | | 5 | | 7400 | MHz |
| P _{FS_CW,min} | Min Full scale input power, at device pins (1) | $f_{\text{IN}} = 5\text{ MHz}$, DSA=0dB, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | -0.4 | | dBm |
| | | $f_{\text{IN}} = 30\text{ MHz}$, DSA=0dB, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | -2.2 | | dBm |
| | | $f_{\text{IN}} = 410\text{ MHz}$, DSA=0dB, $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 12 | | -2.5 | | dBm |
| | | $f_{\text{IN}} = 830\text{ MHz}$, DSA=0dB | | -2.9 | | dBm |
| | | $f_{\text{IN}} = 1760\text{ MHz}$, DSA=0dB | | -2.8 | | dBm |
| | | $f_{\text{IN}} = 2610\text{ MHz}$, DSA=0dB | | -1.8 | | dBm |
| | | $f_{\text{IN}} = 3610\text{ MHz}$, DSA=0dB | | -0.4 | | dBm |
| P _{FS_CW,MAX} | MAX Full scale input power - reliability limited, at device pins | $f_{\text{IN}} = 5\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | 19.7 | | dBm |
| | | $f_{\text{IN}} = 30\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | 17.8 | | dBm |
| | | $f_{\text{IN}} = 410\text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 24 | | 17.6 | | dBm |
| | | $f_{\text{IN}} = 830\text{ MHz}$ | | 16.7 | | dBm |
| | | $f_{\text{IN}} = 1760\text{ MHz}$ | | 17.0 | | dBm |
| | | $f_{\text{IN}} = 2610\text{ MHz}$ | | 18 | | dBm |
| | | $f_{\text{IN}} = 3610\text{ MHz}$ | | 18.5 | | dBm |
| $f_{\text{IN}} = 4910\text{ MHz}$ | | 19.3 | | dBm | | |
| R _{TERM} | Input reference impedance | | | 100.0 | | Ω |
| ATT _{range} | DSA Attenuation range | | | 25.0 | | dB |
| ATT _{step} | DSA Attenuation step | | | 0.5 | | dB |
| | DSA Attenuation step accuracy | Delta=Gatt(X)-Gatt(X-1), $F_{\text{in}}=3610\text{MHz}$, after calibration | | 0.1 | | dB |
| | DSA Gain Steps Phase accuracy any 8dB range | $F_{\text{in}}=3610\text{MHz}$, after calibration | | 0.9 | | deg |
| | DSA Gain Steps Phase accuracy any 8dB range | $F_{\text{in}}=4910\text{MHz}$, after calibration | | 1.8 | | deg |
| G _{flat} | Gain flatness | Measured Over 80MHz BW | | 0.2 | | dB |
| | | Measured Over 200MHz BW | | 0.5 | | dB |
| | | Measured Over 400MHz BW | | 1.1 | | dB |

6.6 RF ADC Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; RX Output Rate = 491.52MSPS and 500MSPS above 6GHz, $f_{\text{ADC}} = 2949.12\text{MSPS}$ below 6GHz and $f_{\text{ADC}} = 3000\text{MSPS}$ above 6GHz; PLL clock mode with $f_{\text{REF}} = 491.52\text{MHz}$ below 6GHz input frequency and External clock mode with $f_{\text{CLK}} = 9\text{GHz}$ above 6GHz input frequency; nominal power supplies; DSA Setting =3dB; SerDes rate =24.33Gbps; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--|---|-----|---------|-----|---------|
| NSD | Noise Density ⁽³⁾ (small signal = -30dBFS) | $f_{\text{IN}} = 5\text{ MHz}$, DSA = 3dB, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | -147.1 | | dBFS/Hz |
| | | $f_{\text{IN}} = 30\text{ MHz}$, DSA = 3dB, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | -150.7 | | dBFS/Hz |
| | | $f_{\text{IN}} = 410\text{ MHz}$, DSA = 3dB, $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 24 | | -155.4 | | dBFS/Hz |
| | | $f_{\text{IN}} = 830\text{ MHz}$, DSA = 3dB | | -156.2 | | dBFS/Hz |
| | | $f_{\text{IN}} = 1760\text{ MHz}$, DSA = 3dB | | -156.0 | | dBFS/Hz |
| | | $f_{\text{IN}} = 2610\text{ MHz}$, DSA = 3dB | | -155.4 | | dBFS/Hz |
| | | $f_{\text{IN}} = 3610\text{ MHz}$, DSA = 3dB | | -155.1 | | dBFS/Hz |
| | | $f_{\text{IN}} = 4910\text{ MHz}$, DSA = 3dB | | -155.1 | | dBFS/Hz |
| | | $f_{\text{IN}} = 5\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48, $3 \leq \text{Atten} \leq 22$ | | -147.8 | | dBFS/Hz |
| | | $f_{\text{IN}} = 30\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24, $3 \leq \text{Atten} \leq 22$ | | -151.5 | | dBFS/Hz |
| | | $f_{\text{IN}} = 410\text{ MHz}$, $3 \leq \text{Atten} \leq 22$, $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 24 | | -156.6 | | dBFS/Hz |
| | | $f_{\text{IN}} = 830\text{ MHz}$, $3 \leq \text{Atten} \leq 22$ | | -156.0 | | dBFS/Hz |
| | | $f_{\text{IN}} = 1760\text{ MHz}$, $3 \leq \text{Atten} \leq 25$ | | -155.8 | | dBFS/Hz |
| | | $f_{\text{IN}} = 2610\text{ MHz}$, $3 \leq \text{Atten} \leq 25$ | | -155.7 | | dBFS/Hz |
| $f_{\text{IN}} = 3610\text{ MHz}$, $3 \leq \text{Atten} \leq 25$ | | -155.4 | | dBFS/Hz | | |
| $f_{\text{IN}} = 4910\text{ MHz}$, $3 \leq \text{Atten} \leq 25$ | | -155.8 | | dBFS/Hz | | |
| NF _{min} | Noise Figure min DSA Atten=0 - 3dB | $f_{\text{IN}} = 5\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | 29.4 | | dB |
| | | $f_{\text{IN}} = 30\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | 24.5 | | dB |
| | | $f_{\text{IN}} = 410\text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 24 | | 19.3 | | dB |
| | | $f_{\text{IN}} = 830\text{ MHz}$ | | 19.1 | | dB |
| | | $f_{\text{IN}} = 1760\text{ MHz}$ | | 19.0 | | dB |
| | | $f_{\text{IN}} = 2610\text{ MHz}$ | | 20.9 | | dB |
| | | $f_{\text{IN}} = 3610\text{ MHz}$ | | 22.8 | | dB |
| | | $f_{\text{IN}} = 4910\text{ MHz}$ | | 22.4 | | dB |

6.6 RF ADC Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; RX Output Rate = 491.52MSPS and 500MSPS above 6GHz, $f_{\text{ADC}} = 2949.12\text{MSPS}$ below 6GHz and $f_{\text{ADC}} = 3000\text{MSPS}$ above 6GHz; PLL clock mode with $f_{\text{REF}} = 491.52\text{MHz}$ below 6GHz input frequency and External clock mode with $f_{\text{CLK}} = 9\text{GHz}$ above 6GHz input frequency; nominal power supplies; DSA Setting =3dB; SerDes rate =24.33Gbps; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|---|--|-----|------|-----|------|
| NF | Noise Figure ⁽⁴⁾ DSA Atten=4dB | $f_{\text{IN}} = 5\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | 30.6 | | dB |
| | | $f_{\text{IN}} = 30\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | 25.1 | | dB |
| | | $f_{\text{IN}} = 410\text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 24 | | 20.1 | | dB |
| | | $f_{\text{IN}} = 830\text{ MHz}$ | | 20.0 | | dB |
| | | $f_{\text{IN}} = 1760\text{ MHz}$ | | 20.6 | | dB |
| | | $f_{\text{IN}} = 2610\text{ MHz}$ | | 21.9 | | dB |
| | | $f_{\text{IN}} = 3610\text{ MHz}$ | | 23.5 | | dB |
| | | $f_{\text{IN}} = 4910\text{ MHz}$ | | 22.3 | | dB |
| NF _{max} | Noise Figure DSA Atten=20dB | $f_{\text{IN}} = 5\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | 45.9 | | dB |
| | | $f_{\text{IN}} = 30\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | 40.2 | | dB |
| | | $f_{\text{IN}} = 410\text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 24 | | 35.0 | | dB |
| | | $f_{\text{IN}} = 830\text{ MHz}$ | | 34.7 | | dB |
| | | $f_{\text{IN}} = 1760\text{ MHz}$ | | 35.2 | | dB |
| | | $f_{\text{IN}} = 2610\text{ MHz}$ | | 36.0 | | dB |
| | | $f_{\text{IN}} = 3610\text{ MHz}$ | | 37.3 | | dB |
| | | $f_{\text{IN}} = 4910\text{ MHz}$ | | 37.6 | | dB |
| IMD3 | 3 rd order intermodulation 2 tones at at $f_{\text{IN}} \pm 10\text{MHz}$ -7dBFS each tone | $f_{\text{IN}} = 30 \pm 1\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | -82 | | dBc |
| | | $f_{\text{IN}} = 400\text{MHz}$ and 405MHz , $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 24 | | -75 | | dBc |
| | | $f_{\text{IN}} = 840\text{ MHz}$ | | -82 | | dBc |
| | | $f_{\text{IN}} = 1770\text{ MHz}$ | | -84 | | dBc |
| | | $f_{\text{IN}} = 2610\text{ MHz}$ | | -74 | | dBc |
| | | $f_{\text{IN}} = 3610\text{ MHz}$ | | -77 | | dBc |
| | | $f_{\text{IN}} = 4920\text{ MHz}$ | | -76 | | dBc |
| SFDR | Spurious Free Dynamic Range within output bandwidth, $A_{\text{IN}} = -3\text{ dBFS}$ | $f_{\text{IN}} = 5\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | 78 | | dBFS |
| | | $f_{\text{IN}} = 30\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | 100 | | dBFS |
| | | $f_{\text{IN}} = 410\text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 24 | | 94 | | dBFS |
| | | $f_{\text{IN}} = 830\text{ MHz}$ | | 88 | | dBFS |
| | | $f_{\text{IN}} = 1760\text{ MHz}$ | | 81 | | dBFS |
| | | $f_{\text{IN}} = 2610\text{ MHz}$ | | 88 | | dBFS |
| | | $f_{\text{IN}} = 3610\text{ MHz}$ | | 84 | | dBFS |
| | | $f_{\text{IN}} = 4910\text{ MHz}$ | | 79 | | dBFS |

6.6 RF ADC Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; RX Output Rate = 491.52MSPS and 500MSPS above 6GHz, $f_{\text{ADC}} = 2949.12\text{MSPS}$ below 6GHz and $f_{\text{ADC}} = 3000\text{MSPS}$ above 6GHz; PLL clock mode with $f_{\text{REF}} = 491.52\text{MHz}$ below 6GHz input frequency and External clock mode with $f_{\text{CLK}} = 9\text{GHz}$ above 6GHz input frequency; nominal power supplies; DSA Setting =3dB; SerDes rate =24.33Gbps; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------|--|--|-----|-----|-----|------|
| HD2 | 2nd Harmonic Distortion $A_{\text{IN}} = -3 \text{ dBFS}^{(2)}$ | $f_{\text{IN}} = 5 \text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | -84 | | dBFS |
| | | $f_{\text{IN}} = 30 \text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, Bypass Mode (TI only test mode) | | -91 | | dBFS |
| | | $f_{\text{IN}} = 410 \text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, Bypass Mode (TI only test mode) | | -90 | | dBFS |
| | | $f_{\text{IN}} = 830 \text{ MHz}$ | | -86 | | dBFS |
| | | $f_{\text{IN}} = 1760 \text{ MHz}$ | | -90 | | dBFS |
| | | $f_{\text{IN}} = 2610 \text{ MHz}$ | | -88 | | dBFS |
| | | $f_{\text{IN}} = 3610 \text{ MHz}$ | | -87 | | dBFS |
| | | $f_{\text{IN}} = 4910 \text{ MHz}$ | | -84 | | dBFS |
| HD3 | 3rd Harmonic Distortion $A_{\text{IN}} = -3 \text{ dBFS}$ | $f_{\text{IN}} = 5 \text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | -78 | | dBFS |
| | | $f_{\text{IN}} = 30 \text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, Bypass Mode (TI only test mode) | | -96 | | dBFS |
| | | $f_{\text{IN}} = 410 \text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, Bypass Mode (TI only test mode) | | -94 | | dBFS |
| | | $f_{\text{IN}} = 830 \text{ MHz}$ | | -80 | | dBFS |
| | | $f_{\text{IN}} = 1760 \text{ MHz}$ | | -85 | | dBFS |
| | | $f_{\text{IN}} = 2610 \text{ MHz}$ | | -86 | | dBFS |
| | | $f_{\text{IN}} = 3610 \text{ MHz}$ | | -78 | | dBFS |
| | | $f_{\text{IN}} = 4910 \text{ MHz}$ | | -75 | | dBFS |
| HDn, n>3 | SFDR excl. HD2 and HD3 $A_{\text{IN}} = -3 \text{ dBFS}$ | $f_{\text{IN}} = 5 \text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | -94 | | dBFS |
| | | $f_{\text{IN}} = 30 \text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | -94 | | dBFS |
| | | $f_{\text{IN}} = 410 \text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 24 | | -94 | | dBFS |
| | | $f_{\text{IN}} = 830 \text{ MHz}$ | | -88 | | dBFS |
| | | $f_{\text{IN}} = 1760 \text{ MHz}$ | | -81 | | dBFS |
| | | $f_{\text{IN}} = 2610 \text{ MHz}$ | | -88 | | dBFS |
| | | $f_{\text{IN}} = 3610 \text{ MHz}$ | | -84 | | dBFS |
| | | $f_{\text{IN}} = 4910 \text{ MHz}$ | | -82 | | dBFS |
| SFDR | Spurious Free Dynamic Range $A_{\text{IN}} = -13 \text{ dBFS}$ | $f_{\text{IN}} = 5 \text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | 101 | | dBFS |
| | | $f_{\text{IN}} = 30 \text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | 105 | | dBFS |
| | | $f_{\text{IN}} = 410 \text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 24 | | 95 | | dBFS |
| | | $f_{\text{IN}} = 830 \text{ MHz}$ | | 89 | | dBFS |
| | | $f_{\text{IN}} = 1760 \text{ MHz}$ | | 89 | | dBFS |
| | | $f_{\text{IN}} = 2610 \text{ MHz}$ | | 95 | | dBFS |
| | | $f_{\text{IN}} = 3610 \text{ MHz}$ | | 87 | | dBFS |
| | | $f_{\text{IN}} = 4910 \text{ MHz}$ | | 90 | | dBFS |

6.6 RF ADC Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; RX Output Rate = 491.52MSPS and 500MSPS above 6GHz, $f_{\text{ADC}} = 2949.12\text{MSPS}$ below 6GHz and $f_{\text{ADC}} = 3000\text{MSPS}$ above 6GHz; PLL clock mode with $f_{\text{REF}} = 491.52\text{MHz}$ below 6GHz input frequency and External clock mode with $f_{\text{CLK}} = 9\text{GHz}$ above 6GHz input frequency; nominal power supplies; DSA Setting =3dB; SerDes rate =24.33Gbps; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|---|---|-----|------|-----|------|
| HD2 | 2nd Harmonic Distortion ⁽²⁾ $A_{\text{IN}} = -13\text{ dBFS}$ | $f_{\text{IN}} = 5\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | -104 | | dBFS |
| | | $f_{\text{IN}} = 30\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, Bypass Mode (TI only test mode) | | -91 | | dBFS |
| | | $f_{\text{IN}} = 410\text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, Bypass Mode (TI only test mode) | | -104 | | dBFS |
| | | $f_{\text{IN}} = 830\text{ MHz}$, with board trim | | -79 | | dBFS |
| | | $f_{\text{IN}} = 1760\text{ MHz}$, with board trim | | -102 | | dBFS |
| | | $f_{\text{IN}} = 2610\text{ MHz}$, with board trim | | -100 | | dBFS |
| | | $f_{\text{IN}} = 3610\text{ MHz}$, with board trim | | -101 | | dBFS |
| | | $f_{\text{IN}} = 4910\text{ MHz}$, with board trim | | -99 | | dBFS |
| HD3 | 3rd Harmonic Distortion $A_{\text{IN}} = -13\text{ dBFS}$ | $f_{\text{IN}} = 5\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | -103 | | dBFS |
| | | $f_{\text{IN}} = 30\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, Bypass Mode (TI only test mode) | | -84 | | dBFS |
| | | $f_{\text{IN}} = 381\text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, Bypass Mode (TI only test mode) | | -91 | | dBFS |
| | | $f_{\text{IN}} = 830\text{ MHz}$ | | -95 | | dBFS |
| | | $f_{\text{IN}} = 1760\text{ MHz}$ | | -95 | | dBFS |
| | | $f_{\text{IN}} = 2610\text{ MHz}$ | | -98 | | dBFS |
| | | $f_{\text{IN}} = 3610\text{ MHz}$ | | -97 | | dBFS |
| | | $f_{\text{IN}} = 4910\text{ MHz}$ | | -94 | | dBFS |
| HDn, n>3 | SFDR excl. HD2 and HD3 $A_{\text{IN}} = -13\text{ dBFS}$ | $f_{\text{IN}} = 5\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | -104 | | dBFS |
| | | $f_{\text{IN}} = 30\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | -105 | | dBFS |
| | | $f_{\text{IN}} = 410\text{ MHz}$, $f_{\text{ADC}} = 3000\text{MSPS}$, $f_{\text{NCO}} = 400\text{MHz}$, Decimate by 24 | | -95 | | dBFS |
| | | $f_{\text{IN}} = 830\text{ MHz}$ | | -89 | | dBFS |
| | | $f_{\text{IN}} = 1760\text{ MHz}$ | | -89 | | dBFS |
| | | $f_{\text{IN}} = 2610\text{ MHz}$ | | -95 | | dBFS |
| | | $f_{\text{IN}} = 3610\text{ MHz}$ | | -90 | | dBFS |
| | | $f_{\text{IN}} = 4910\text{ MHz}$ | | -90 | | dBFS |
| TX-RX Isolation | 2TXOUT to 1RXIN 4TXOUT to 3RXIN | $f_{\text{IN}} = 5\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 17\text{MHz}$, Decimate by 48 | | -105 | | dB |
| | | $f_{\text{IN}} = 30\text{ MHz}$, $f_{\text{ADC}} = 1500\text{MSPS}$, $f_{\text{NCO}} = 30\text{MHz}$, Decimate by 24 | | -101 | | dB |
| | | $f_{\text{IN}} = 400\text{ MHz}$ | | -99 | | dB |
| | | $f_{\text{IN}} = 830\text{ MHz}$ | | -86 | | dB |
| | | $f_{\text{IN}} = 1760\text{ MHz}$ | | -87 | | dB |
| | | $f_{\text{IN}} = 2610\text{ MHz}$ | | -84 | | dB |
| | | $f_{\text{IN}} = 3610\text{ MHz}$ | | -82 | | dB |
| | | $f_{\text{IN}} = 4910\text{ MHz}$ | | -82 | | dB |

(1) The input fullscale at minimum attenuation can be reduce by adding a digital gain range to the DSA, extending the useful range of the DSA. The noise figure remains constant over the digital gain range.

- (2) After HD2 trim on specific printed circuit board.
- (3) From DSA = 3dB down to 0dB, NSD increases 1dB per DSA dB
- (4) NF increase 1dB per DSA 1dB above DSA = 3dB

6.7 PLL/VCO/Clock Electrical Characteristics

Typical values at TA = +25°C, full temperature range is T_{A,MIN} = -40°C to T_{J,MAX} = +110°C; Reference clock input frequency 491.52MHz (unless otherwise noted), f_{DAC} = f_{VCO}, f_{OUT} = f_{DAC}/4, normalized to f_{VCO}.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|---|--|--------|-----------------------|---------|---------|
| f _{VCO1} | VCO1 min frequency | | | | 7.2 | GHz |
| | VCO1 max frequency | | 7.68 | | | GHz |
| f _{VCO2} | VCO2 min frequency | | | | 8.848 | GHz |
| | VCO2 max frequency | | 9.216 | | | GHz |
| f _{VCO3} | VCO3 min frequency | | | | 9.8304 | GHz |
| | VCO3 max frequency | | 10.24 | | | GHz |
| f _{VCO4} | VCO4 min frequency | | | | 11.7965 | GHz |
| | VCO4 max frequency | | 12.288 | | | GHz |
| DIV _{DAC} | DAC sample rate divider | | | 1, 2 or 3 | | |
| DIV _{RXADC} | | | | 1, 2, 3, 4, 6 or 8 | | |
| PN _{VCO} | Closed Loop Phase Noise F _{PLL} = 11.79848 GHz F _{REF} =491.52MHz | 600kHz | | -113 | | dBc/Hz |
| | | 800kHz | | -116 | | dBc/Hz |
| | | 1MHz | | -119 | | dBc/Hz |
| | | 1.8MHz | | -125 | | dBc/Hz |
| | | 5MHz | | -133 | | dBc/Hz |
| | | 50MHz | | -141 | | dBc/Hz |
| | Closed Loop Phase Noise F _{PLL} =8.84736 GHz F _{REF} =491.52MHz | 600kHz | | -114 | | dBc/Hz |
| | | 800kHz | | -118 | | dBc/Hz |
| | | 1MHz | | -120 | | dBc/Hz |
| | | 1.8MHz | | -127 | | dBc/Hz |
| | | 5MHz | | -135 | | dBc/Hz |
| | | 50MHz | | -142 | | dBc/Hz |
| | Closed Loop Phase Noise F _{PLL} = 9.8403 GHz F _{REF} =491.52MHz | 600kHz | | -113 | | dBc/Hz |
| | | 800kHz | | -116 | | dBc/Hz |
| | | 1MHz | | -119 | | dBc/Hz |
| | | 1.8MHz | | -125 | | dBc/Hz |
| | | 5MHz | | -134 | | dBc/Hz |
| | | 50MHz | | -140 | | dBc/Hz |
| | Closed Loop Phase Noise F _{PLL} = 7.86432GHz F _{REF} =491.52MHz | 600kHz | | -116 | | dBc/Hz |
| | | 800kHz | | -119 | | dBc/Hz |
| | | 1MHz | | -122 | | dBc/Hz |
| | | 1.8MHz | | -127 | | dBc/Hz |
| | | 5MHz | | -136 | | dBc/Hz |
| | | 50MHz | | -143 | | dBc/Hz |
| F _{rms} | Clock PLL integrated phase error ⁽¹⁾ | f _{PLL} =11.79848 GHz, [1KHz, 100MHz] | | -43.4 | | dBc/Hz |
| | | f _{PLL} =8.8536 GHz, [1KHz, 100MHz] | | -47.6 | | dBc/Hz |
| | | f _{PLL} =9.8304 GHz, [1KHz, 100MHz] | | -46.2 | | dBc/Hz |
| f _{PFD} | PFD frequency | | 100 | | 500 | MHz |
| PN _{pll_flat} | Normalized PLL flat Noise | f _{VCO} = 11796.48MHz | | -226.5 | | dBc/Hz |
| F _{REF} | Input Clock frequency | | 0.1 | | 12 | GHz |
| V _{SS} | Input Clock level | | 0.6 | | 1.8 | Vppdiff |

6.7 PLL/VCO/Clock Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; Reference clock input frequency 491.52MHz (unless otherwise noted), $f_{\text{DAC}} = f_{\text{VCO}}$, $f_{\text{OUT}} = f_{\text{DAC}}/4$, normalized to f_{VCO} .

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------|---------------------------------------|----------------------|-----|------------------------|-----|----------|
| Coupling | | | | AC Coupling Only | | |
| | REFCLK input impedance ⁽²⁾ | Parallel resistance | | 100 | | Ω |
| | | Parallel capacitance | | 0.5 | | pF |

- (1) Single Sideband, not including the reference clock contribution
 (2) Refer to S11 data available from TI for impedance vs frequency

6.8 Digital Electrical Characteristics

Typical values at TA = +25°C, full temperature range is T_{A,MIN} = -40°C to T_{J,MAX} = +110°C (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|---------------------------|----------------------|--------------------|-------|------------------------|
| CML SerDes Inputs [8:1]SRX+/- | | | | | | |
| V _{SRDIFF} | SerDes Receiver Input Amplitude | differential | 100 | | 1200 | mVpp |
| V _{SRCOM} | SerDes Input Common Mode | | | 400 | | mV |
| Z _{SRdiff} | SerDes Internal Differential Termination ⁽¹⁾ | | | 100 | | Ω |
| F _{SerDes} | SerDes Bit Rate | Full rate mode | 19 | | 29.5 | Gbps |
| | | Half rate mode | 9.5 | | 16.25 | |
| | | Quarter rate mode | 4.75 | | 8.125 | |
| | | 1/8 th | 2.375 | | 4.062 | |
| | | 1/16 th | 1.1875 | | 2.031 | |
| | Insertion Loss Tolerance ⁽²⁾ | Serdes supply = 1.8V | | 25 | | dB |
| TJ | Total Jitter Tolerance | | | | 0.42 | UI |
| CML SerDes Outputs [8:1]STX+/- | | | | | | |
| V _{STDIFF} | SerDes Transmitter Output Amplitude | differential | 500 | | 1000 | mVpp |
| V _{STCOM} | SerDes Output Common Mode | | 0.4 | 0.45 | 0.55 | V |
| Z _{STdiff} | SerDes Output Impedance | | | 100 | | Ω |
| TRF | Output rise and fall time | 20-80% | 8 | | | ps |
| TEQS | Equalization range | | | | 7 | dB |
| TTJ | Output total jitter | | | | 0.21 | UI |
| CMOS I/O: GPIO{B/C/D/E}x, SPICLK, SPIDIO, SPISDO, SPISEN, RESETZ, BISTB0, BISTB1 | | | | | | |
| V _{IH} | High-Level Input Voltage | | 0.6×VDD1 P8GPIO | | | V |
| V _{IL} | Low-Level Input Voltage | | | 0.4×VDD1 P8GPIO | | V |
| I _{IH} | High-Level Input Current | | - 250 | | 250 | μA |
| I _{IL} | Low-Level Input Current | | - 250 | | 250 | μA |
| C _L | CMOS input capacitance | | | 2 | | pF |
| V _{OH} | High-Level Input Voltage | | VDD1P8G PIO - 0.2 | | | V |
| V _{OL} | Low-Level Input Voltage | | | | 0.2 | V |
| Differential Inputs: SYSREF+/- Mode A | | | | | | |
| F _{SYSREFMAX} | SYSREF Input Frequency Maximum | | | 40 | | MHz |
| V _{SWINGSRMAX} | SYSREF Input Swing Maximum | | | 1.8 | | Vppdiff ⁽³⁾ |
| V _{SWINGSRMIN} | SYSREF Input Swing Minimum | f _{REF} < 500MHz | | 0.3 | | Vppdiff ⁽³⁾ |
| V _{SWINGSRMIN} | SYSREF Input Swing Minimum | f _{REF} > 500MHz | | 0.6 | | Vppdiff ⁽³⁾ |
| V _{COMSRMAX} | SYSREF Input Common Mode Voltage Maximum | | | 0.8 | | V |
| V _{COMSRMIN} | SYSREF Input Common Mode Voltage Minimum | | | 0.6 | | V |
| Z _T | Input termination | differential | | 100 ⁽¹⁾ | | Ω |
| C _L | Input capacitance | Each pin to GND | | 0.5 | | pF |
| LVDS Inputs: 0SYNCIN+/- and 1SYNCIN+/- | | | | | | |
| V _{ICOM} | Input Common Voltage | | | 1.2 | | V |
| V _{ID} | Differential Input Voltage swing | | | 450 | | Vppdiff ⁽³⁾ |
| Z _T | Input termination | differential | | 100 | | Ω |

6.8 Digital Electrical Characteristics (continued)

Typical values at TA = +25°C, full temperature range is T_{A,MIN} = -40°C to T_{J,MAX} = +110°C (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|-----------------------------------|-----------------|-----|-----|-----|------------------------------------|
| LVDS Outputs: 0SYNCOUT+/- and 1SYNCOUT+/- | | | | | | |
| V _{OCOM} | Output Common Voltage | | | 1.2 | | V |
| V _{OD} | Differential Output Voltage swing | | | 500 | | V _{ppdiff} ⁽³⁾ |
| Z _T | Internal Termination | | | 100 | | Ω |

- (1) SYSREF termination is programmable between 100 Ω, 150 Ω and 300 Ω
- (2) Loss tolerance is bump to bump from STX to SRX
- (3) V_{ppdiff} is the difference between the maximum differential voltage (positive value) and minimum differential voltage (negative value).

6.9 Power Supply Electrical Characteristics

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|---------------------|---|--|---|-----|------|------|----|
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | Mode 1a: 2T2R - TDD, 50%/50% duty cycle TX: 125 MSPS input, 24x Int, $f_{\text{DAC}} = 3$ GSPS RX: $f_{\text{ADC}} = 1.5$ GSPS, 12x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}} = 400$ MHz Serdes: 8b/10b, 10 Gbps TX/RX LMFS: 1-4-8-1 | | 260 | | mA | |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 297 | | mA | |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVCO | | | 70 | | mA | |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | | 89 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | | 288 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | | 76 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | | 536 | | mA |
| P_{diss} | Power Dissipation | | | | 2166 | | mW |
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | | Mode 1b: 2T2R - TX active, RX in standby, TX: 125 MSPS input, 24x Int, $f_{\text{DAC}} = 3$ GSPS RX: $f_{\text{ADC}} = 1.5$ GSPS, 12x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}} = 400$ MHz Serdes: 8b/10b, 10 Gbps TX/RX LMFS: 1-4-8-1 | | 205 | | mA |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 282 | | mA | |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVCO | | | 71 | | mA | |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | | 21 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | | 365 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | | 76 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | | 499 | | mA |
| P_{diss} | Power Dissipation | | | | 2014 | | mW |
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | Mode 1c: 2T2R - RX active, TX in standby TX: 125 MSPS input, 24x Int, $f_{\text{DAC}} = 3$ GSPS RX: $f_{\text{ADC}} = 1.5$ GSPS, 12x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}} = 400$ MHz Serdes: 8b/10b, 10 Gbps TX/RX LMFS: 1-4-8-1 | | | 315 | | mA |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 313 | | mA | |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVCO | | | 70 | | mA | |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | | 157 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | | 211 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | | 76 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | | 573 | | mA |
| P_{diss} | Power Dissipation | | | | 2318 | | mW |

6.9 Power Supply Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|---|--|------|-----|------|
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | Mode 2: 2T2R - FDD TX: 125MSPS input, 24x Int, $f_{\text{DAC}} = 3\text{GSPS}$ RX: $f_{\text{ADC}} = 1.5\text{GSPS}$, 12x Dec, 125MSPS output $f_{\text{OUT}} = 400\text{ MHz}$, $f_{\text{IN}} = 500\text{ MHz}$ Serdes: 8b/10b, 10Gbps TX/RX LMFS: 1-4-8-1 | | 458 | | mA |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 335 | | mA |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVC0 | | | 71 | | mA |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | 158 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | 386 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | 77 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | 728 | | mA |
| P_{diss} | Power Dissipation | | | 2974 | | mW |
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | | Mode 3a: 2T2R - TDD, 50%/50% duty cycle TX: 500 MSPS input, 24x Int, $f_{\text{DAC}} = 12\text{ GSPS}$ RX: $f_{\text{ADC}} = 3\text{ GSPS}$, 6x Dec, 500 MSPS output $f_{\text{OUT}}=f_{\text{IN}}= 3.5\text{ GHz}$ Serdes: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1 | | 307 | |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 321 | | mA |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVC0 | | | 73 | | mA |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | 157 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | 397 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | 89 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | 1108 | | mA |
| P_{diss} | Power Dissipation | | | 3047 | | mW |
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | Mode 3b: 2T2R - TX active, RX in standby TX: 500 MSPS input, 24x Int, $f_{\text{DAC}} = 12\text{ GSPS}$ RX: $f_{\text{ADC}} = 3\text{ GSPS}$, 6x Dec, 500 MSPS output $f_{\text{OUT}}=f_{\text{IN}}= 3.5\text{ GHz}$ Serdes: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1 | | | 266 | |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 293 | | mA |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVC0 | | | 73 | | mA |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | 26 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | 545 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | 89 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | 1061 | | mA |
| P_{diss} | Power Dissipation | | | 2899 | | mW |

6.9 Power Supply Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|--------------|---|---|--|-----|------|------|----|
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | Mode 3c: 2T2R - RX active, TX in standby TX: 500 MSPS input, 24x Int, $f_{DAC} = 12$ GSPS RX: $f_{ADC} = 3$ GSPS, 6x Dec, 500 MSPS output $f_{OUT}=f_{IN} = 3.5$ GHz Serdes: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1 | | 349 | | mA | |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 350 | | mA | |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVC0 | | | 73 | | mA | |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | | 287 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | | 248 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | | 89 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | | 1155 | | mA |
| P_{diss} | Power Dissipation | | | | 3195 | | mW |
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | | Mode 4: 2T2R - FDD TX: 500MSPS input, 24x Int, $f_{DAC} = 12$ GSPS RX: $f_{ADC} = 3$ GSPS, 6x Dec, 500MSPS output $f_{OUT} = 3.5\text{GHz}$, $f_{IN} = 3.7$ GHz Serdes: 8b/10b, 20 Gbps TX/RX LMFS: 2-4-4-1 | | 550 | | mA |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 371 | | mA | |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVC0 | | | 73 | | mA | |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | | 288 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | | 567 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | | 89 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | | 1568 | | mA |
| P_{diss} | Power Dissipation | | | | 4354 | | mW |
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | Mode 5a: 2T2R - TDD, 50%/50% duty cycle TX: dual 125 MSPS input, 48x Int, $f_{DAC} = 6$ GSPS, MixMode RX: dual $f_{ADC} = 3$ GSPS, 24x Dec, 125 MSPS output $f_{OUT}=f_{IN} = 3.5$ GHz Serdes: 8b/10b, 20 Gbps TX/RX LMFS: 1-8-16-1 | | | 307 | | mA |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 312 | | mA | |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVC0 | | | 73 | | mA | |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | | 157 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | | 370 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | | 88 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | | 1051 | | mA |
| P_{diss} | Power Dissipation | | | | 2948 | | mW |

6.9 Power Supply Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|--|--|------|-----|------|
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | Mode 5b: 2T2R - TX active, RX in Standby TX: dual 125 MSPS input, 48x Int, $f_{\text{DAC}} = 6$ GSPS, MixMode RX: dual $f_{\text{ADC}} = 3$ GSPS, 24x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}} = 3.5$ GHz Serdes: 8b/10b, 20 Gbps TX/RX LMFS: 1-8-16-1 | | 265 | | mA |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 284 | | mA |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVCO | | | 73 | | mA |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | 26 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | 507 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | 88 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | 969 | | mA |
| P_{diss} | Power Dissipation | | | 2749 | | mW |
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | | Mode 5c: 2T2R - RX active, TX in standby TX: dual 125 MSPS input, 48x Int, $f_{\text{DAC}} = 6$ GSPS, MixMode RX: dual $f_{\text{ADC}} = 3$ GSPS, 24x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}} = 3.5$ GHz Serdes: 8b/10b, 20 Gbps TX/RX LMFS: 1-8-16-1 | | 348 | |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 341 | | mA |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVCO | | | 73 | | mA |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | 287 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | 234 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | 88 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | 1133 | | mA |
| P_{diss} | Power Dissipation | | | 3146 | | mW |
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | Mode 6: 2T2R FDD TX: dual 125 MSPS input, 48x Int, $f_{\text{DAC}} = 6$ GSPS, MixMode RX: dual $f_{\text{ADC}} = 3$ GSPS, 24x Dec, 125 MSPS output $f_{\text{OUT}}=f_{\text{IN}} = 3.5$ GHz Serdes: 8b/10b, 10 Gbps TX/RX LMFS: 1-8-16-1 | | | 550 | |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8 | | | 362 | | mA |
| | Group 3C: VDD1P8PLL + VDD1P8PLLVCO | | | 73 | | mA |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | 289 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | 530 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | 89 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | 1518 | | mA |
| P_{diss} | Power Dissipation | | | 4253 | | mW |

6.9 Power Supply Electrical Characteristics (continued)

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|---|-----|-----|-----|------|
| I_{VDD1P8} | Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX | Mode 7: same configuration as mode 2, Sleep Mode. SLEEP pin is pull high. | | 16 | | mA |
| | Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC + VDD1P8GPIO + VDDA1P8 | | | 174 | | mA |
| | Group 3C: VDD1P8PLL + VDD1P8PLLCO | | | 12 | | mA |
| I_{VDD1P2} | Group 2A: VDD1P2FB + VDD1P2RX | | | 4 | | mA |
| | Group 2B: VDD1P2TXCLK + VDD1P2TXENC | | | 33 | | mA |
| | Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF | | | 37 | | mA |
| I_{VDD0P9} | Group 1A: DVDD0P9 + VDDT0P9 | | | 155 | | mA |
| P_{diss} | Power Dissipation | | 596 | | mW | |

6.10 Timing Requirements

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; TX Input Rate = 491.52MSPS, $f_{\text{DAC}} = 8847.36\text{MSPS}$; $f_{\text{ADC}} = 2949.12\text{MSPS}$; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

| | | MIN | NOM | MAX | UNIT |
|-----------------------------|---|-----|-----------------------|-----|------|
| Timing: SYSREF+/- | | | | | |
| $t_{\text{s(SYSREF)}}$ | Setup Time, SYSREF+/- Valid to Rising Edge of CLK+/- | | 50 | | ps |
| $t_{\text{h(SYSREF)}}$ | Hold Time, SYSREF+/- Valid after Rising Edge of CLK+/- | | 50 | | ps |
| Timing: Serial ports | | | | | |
| $t_{\text{s(SDEN)}}$ | Setup Time, $\overline{\text{SDEN}}$ to Rising Edge of SCLK | | 15 | | ns |
| $t_{\text{h(SDEN)}}$ | Hold Time, $\overline{\text{SDEN}}$ after last Rising Edge of SCLK ⁽¹⁾ | | $5 + t_{\text{SCLK}}$ | | ns |
| $t_{\text{s(SDIO)}}$ | Setup Time, SDIO valid to Rising Edge of SCLK | | 15 | | ns |
| $t_{\text{h(SDIO)}}$ | Hold Time, SDIO valid after Rising Edge of SCLK | | 5 | | ns |
| $t_{\text{(SCLK)_W}}$ | Minimum SCLK period: registers write | | 25 | | ns |
| $t_{\text{(SCLK)_R}}$ | Minimum SCLK period: registers read | | 50 | | ns |
| $t_{\text{d(data_out)}}$ | Minimum Data Output delay after Falling Edge of SCLK | | 0 | | ns |
| | Maximum Data Output delay after Falling Edge of SCLK | | 15 | | ns |
| t_{RESET} | Minimum RESETZ Pulse Width | | 1 | | ms |

(1) $\overline{\text{SDEN}}$ need to be held one more extra clock cycle with the last SCLK edge

6.11 Switching Characteristics

Typical values at $T_A = +25^\circ\text{C}$, full temperature range is $T_{A,\text{MIN}} = -40^\circ\text{C}$ to $T_{J,\text{MAX}} = +110^\circ\text{C}$; TX Input Rate = 491.52MSPS, $f_{\text{DAC}} = 8847.36\text{MSPS}$; $f_{\text{ADC}} = 2949.12\text{MSPS}$; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation = 0dB; SerDes rate = 24.33Gbps; unless otherwise noted.


| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------|---------------------------------|---|-----|-----|-----|---------------------------------------|
| TX Channel Latency | | | | | | |
| | SerDes Receiver Analog Delay | Full rate | | 2.8 | | ns |
| $t_{\text{JESD TX}}$ | JESD to TX output Latency | LMFSHd=2-8-8-1, 368.64 MSPS input rate, 24x Interpolation, Serdes rate = 16.22Gbps (JESD204C) | | 152 | | interface clock cycles ⁽¹⁾ |
| | | LMFSHd=8-16-4-1, 491.52 MSPS 24x Interpolation, Serdes rate = 16.22Gbps (JESD204C) | | 176 | | |
| | | LMFSHd=4-16-8-1, 245.76 MSPS 48x Interpolation, Serdes rate = 16.22Gbps (JESD204C) | | 124 | | |
| | | LMFSHd=2-16-16-1, 122.88 MSPS 96x Interpolation, Serdes rate = 16.22Gbps (JESD204C) | | 97 | | |
| RX Channel Latency | | | | | | |
| $t_{\text{JESD RX}}$ | RX input to JESD output Latency | LMFS=2-16-16-1, 122.88 MSPS, 24x Decimation, Serdes rate = 16.22Gbps (JESD204C) | | 92 | | interface clock cycles ⁽¹⁾ |
| | | LMFS=4-16-8-1, 245.76 MSPS, 12x Decimation, Serdes rate = 16.22Gbps (JESD204C) | | 108 | | |
| | | LMFS=2-8-8-1, 368.64 MSPS, 8x Decimation, Serdes rate = 16.22Gbps (JESD204C) | | 118 | | |
| | | LMFS=4-8-4-1, 491.52 MSPS, 6x Decimation, Serdes rate = 16.22Gbps (JESD204C) | | 153 | | |
| | SerDes Transmitter Analog Delay | | | 3.6 | | ns |

(1) Interface clock cycles is the period of the digital interface clock rate, e.g. 1GSPS = 1ns.

6.12 Typical Characteristics


6.12.1 RX Typical Characteristics 30 MHz and 400 MHz

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with $f_{\text{REF}} = 500\text{ MHz}$, $A_{\text{IN}} = -3\text{ dBFS}$, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with $f_{\text{REF}} = 500\text{ MHz}$, $A_{\text{IN}} = -3\text{ dBFS}$, DSA setting = 3 dB.




Normalized to 30 MHz

图 6-1. RX In-Band Gain Flatness, $f_{\text{IN}} = 30\text{ MHz}$




$$\text{Differential Amplitude Error} = P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$$

图 6-2. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 30 MHz




$$\text{Differential Amplitude Error} = P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$$

图 6-3. RX Calibrated Differential Amplitude Error vs DSA Setting at 30 MHz




$$\text{Integrated Amplitude Error} = P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

图 6-4. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 30 MHz



$$\text{Integrated Amplitude Error} = P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

图 6-5. RX Calibrated Integrated Amplitude Error vs DSA Setting at 30 MHz




$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$

图 6-6. RX Uncalibrated Differential Phase Error vs DSA Setting at 30 MHz


6.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with $f_{REF} = 500\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with $f_{REF} = 500\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 3 dB.




$$\text{Differential Phase Error} = \text{Phase}_{IN}(\text{DSA Setting} - 1) - \text{Phase}_{IN}(\text{DSA Setting})$$

图 6-7. RX Calibrated Differential Phase Error vs DSA Setting at 30 MHz



$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$


图 6-8. RX Uncalibrated Integrated Phase Error vs DSA Setting at 30 MHz



With 0.8 GHz matching

$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

图 6-9. RX Calibrated Integrated Phase Error vs DSA Setting at 30 MHz




$A_{IN} = -3\text{ dBFS}$, $f_{ADC} = 1500\text{ MSPS}$, $f_{NCO} = 32.13\text{ MHz}$,
Decimate by 24x

图 6-10. RX Output FFT at 5 MHz


6.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with $f_{REF} = 500$ MHz, $A_{IN} = -3$ dBFS, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with $f_{REF} = 500$ MHz, $A_{IN} = -3$ dBFS, DSA setting = 3 dB.




$A_{IN} = -6$ dBFS, $f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.$, Decimate by 24x

图 6-11. RX Output FFT at 5 MHz




$A_{IN} = -12$ dBFS, $f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.13$ MHz, Decimate by 24x

图 6-12. RX Output FFT at 5 MHz




$A_{IN} = -30$ dBFS, $f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.13$ MHz, Decimate by 24x

图 6-13. RX Output FFT at 5 MHz




$A_{IN} = -60$ dBFS, $f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.13$ MHz, Decimate by 24x

图 6-14. RX Output FFT at 5 MHz



$A_{IN} = -3$ dBFS, $f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.13$ MHz, Decimate by 24x

图 6-15. RX Output FFT at 30 MHz




$A_{IN} = -6$ dBFS, $f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.13$ MHz, Decimate by 24x

图 6-16. RX Output FFT at 30 MHz


6.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with $f_{\text{REF}} = 500\text{ MHz}$, $A_{\text{IN}} = -3\text{ dBFS}$, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with $f_{\text{REF}} = 500\text{ MHz}$, $A_{\text{IN}} = -3\text{ dBFS}$, DSA setting = 3 dB.




$A_{\text{IN}} = -12\text{ dBFS}$, $f_{\text{ADC}} = 1500\text{ MSPS}$, $f_{\text{NCO}} = 32.13\text{ MHz}$,
Decimate by 24x

图 6-17. RX Output FFT at 30 MHz




$A_{\text{IN}} = -30\text{ dBFS}$, $f_{\text{ADC}} = 1500\text{ MSPS}$, $f_{\text{NCO}} = 32.13\text{ MHz}$,
Decimate by 24x

图 6-18. RX Output FFT at 30 MHz



$A_{\text{IN}} = -60\text{ dBFS}$, $f_{\text{ADC}} = 1500\text{ MSPS}$, $f_{\text{NCO}} = 32.13\text{ MHz}$,
Decimate by 24x

图 6-19. RX Output FFT at 30 MHz




$f_{\text{ADC}} = 1500\text{ MSPS}$, $f_{\text{NCO}} = 32.13\text{ MHz}$, Decimate by 24x

图 6-20. NSD vs Input Amplitude at 30 MHz with DSA = 0 and 3dB


6.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with $f_{REF} = 500$ MHz, $A_{IN} = -3$ dBFS, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with $f_{REF} = 500$ MHz, $A_{IN} = -3$ dBFS, DSA setting = 3 dB.




$f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.13$ MHz, Decimate by 24x

图 6-21. NSD vs Input Amplitude at 30 MHz with DSA = 12




$f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.13$ MHz, Decimate by 24x

图 6-22. NSD vs DSA Attenuation at 30 MHz




$f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.13$ MHz, Decimate by 24x

图 6-23. IMD3 vs Input Amplitude at 30 MHz




$f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.13$ MHz, Decimate by 24x

图 6-24. IMD3 vs DSA Setting at 30 MHz



$f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.13$ MHz, Decimate by 24x

图 6-25. HD2 vs Input Amplitude at 30 MHz




$f_{ADC} = 1500$ MSPS, $f_{NCO} = 32.$, Decimate by 24x

图 6-26. HD2 vs DSA Setting at 30 MHz


6.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with $f_{REF} = 500\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with $f_{REF} = 500\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 3 dB.




$f_{ADC} = 1500\text{ MSPS}$, $f_{NCO} = 32.13\text{ MHz}$, Decimate by 24x

图 6-27. HD3 vs Input Amplitude at 30 MHz




$f_{ADC} = 1500\text{ MSPS}$, $f_{NCO} = 32.13\text{ MHz}$, Decimate by 24x

图 6-28. HD3 vs DSA Setting at 30 MHz



Normalized to 400 MHz

图 6-29. RX In-Band Gain Flatness, $f_{IN} = 400\text{ MHz}$




$$\text{Differential Amplitude Error} = P_{IN}(\text{DSA Setting} - 1) - P_{IN}(\text{DSA Setting} + 1)$$

图 6-30. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 30 MHz


6.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with $f_{\text{REF}} = 500$ MHz, $A_{\text{IN}} = -3$ dBFS, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with $f_{\text{REF}} = 500$ MHz, $A_{\text{IN}} = -3$ dBFS, DSA setting = 3 dB.




$$\text{Differential Amplitude Error} = P_{\text{IN}}(\text{DSA Setting} - 1) - P_{\text{IN}}(\text{DSA Setting}) + 1$$

图 6-31. RX Calibrated Differential Amplitude Error vs DSA Setting at 400 MHz




$$\text{Integrated Amplitude Error} = P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

图 6-32. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 400 MHz



$$\text{Integrated Amplitude Error} = P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

图 6-33. RX Calibrated Integrated Amplitude Error vs DSA Setting at 400 MHz



$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$

图 6-34. RX Uncalibrated Differential Phase Error vs DSA Setting at 400 MHz

6.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with $f_{REF} = 500\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with $f_{REF} = 500\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 3 dB.




图 6-35. RX Calibrated Differential Phase Error vs DSA Setting at 400 MHz




图 6-36. RX Uncalibrated Integrated Phase Error vs DSA Setting at 400 MHz




图 6-37. RX Calibrated Integrated Phase Error vs DSA Setting at 400 MHz








图 6-38. RX Output FFT at 405 MHz and -3dBFS


6.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with $f_{\text{REF}} = 500\text{ MHz}$, $A_{\text{IN}} = -3\text{ dBFS}$, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with $f_{\text{REF}} = 500\text{ MHz}$, $A_{\text{IN}} = -3\text{ dBFS}$, DSA setting = 3 dB.




6.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with $f_{REF} = 500$ MHz, $A_{IN} = -3$ dBFS, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with $f_{REF} = 500$ MHz, $A_{IN} = -3$ dBFS, DSA setting = 3 dB.



$f_{OFFSET} = 50\text{MHz}$

图 6-43. NSD vs Input Amplitude at 400MHz



$f_{OFFSET} = 50\text{MHz}$

图 6-44. NSD vs DSA Setting at 400MHz




图 6-45. IMD3 vs Input Amplitude at 400MHz




图 6-46. IMD3 vs DSA Setting at 400MHz




图 6-47. IMD3 vs Tone Spacing at 400MHz




图 6-48. HD3 vs Input Amplitude at 400MHz

6.12.1 RX Typical Characteristics 30 MHz and 400 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 62.5 MSPS (decimate by 24x), PLL clock mode with $f_{REF} = 500$ MHz, $A_{IN} = -3$ dBFS, DSA setting = 3 dB. Default conditions at 400 MHz: ADC Sampling Rate = 1500 MSPS, output sample rate = 125 MSPS (decimate by 12x), PLL clock mode with $f_{REF} = 500$ MHz, $A_{IN} = -3$ dBFS, DSA setting = 3 dB.





图 6-49. HD3 vs DSA Setting at 400MHz


6.12.2 RX Typical Characteristics at 800 MHz

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 0.8 GHz matching, normalized to 830 MHz

图 6-50. RX In-Band Gain Flatness for Channel 1RX, $f_{IN} = 830\text{ MHz}$




With 0.8 GHz matching, normalized to fullscale at 25°C for each channel

图 6-51. RX Input Fullscale vs Temperature and Channel at 800 MHz



With 0.8 GHz matching, normalized to phase at 25°C


图 6-52. RX Input Phase vs Temperature and DSA at $f_{OUT} = 0.8\text{ GHz}$



With 0.8 GHz matching

$$\text{Differential Amplitude Error} = P_{IN}(\text{DSA Setting} - 1) - P_{IN}(\text{DSA Setting}) + 1$$


图 6-53. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 0.8 GHz



With 0.8 GHz matching

$$\text{Differential Amplitude Error} = P_{IN}(\text{DSA Setting} - 1) - P_{IN}(\text{DSA Setting}) + 1$$

图 6-54. RX Calibrated Differential Amplitude Error vs DSA Setting at 0.8 GHz




With 0.8 GHz matching

$$\text{Integrated Amplitude Error} = P_{IN}(\text{DSA Setting}) - P_{IN}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

图 6-55. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 0.8 GHz

6.12.2 RX Typical Characteristics at 800 MHz (continued)


Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.



With 0.8 GHz matching

$$\text{Integrated Amplitude Error} = P_{IN}(\text{DSA Setting}) - P_{IN}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$


图 6-56. RX Calibrated Integrated Amplitude Error vs DSA Setting at 2.6 GHz



With 0.8 GHz matching

$$\text{Differential Phase Error} = \text{Phase}_{IN}(\text{DSA Setting} - 1) - \text{Phase}_{IN}(\text{DSA Setting})$$


图 6-57. RX Uncalibrated Differential Phase Error vs DSA Setting at 0.8 GHz



With 0.8 GHz matching

$$\text{Differential Phase Error} = \text{Phase}_{IN}(\text{DSA Setting} - 1) - \text{Phase}_{IN}(\text{DSA Setting})$$


图 6-58. RX Calibrated Differential Phase Error vs DSA Setting at 0.8 GHz



With 0.8 GHz matching

$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$


图 6-59. RX Uncalibrated Integrated Phase Error vs DSA Setting at 0.8 GHz



With 0.8 GHz matching

$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

图 6-60. RX Calibrated Integrated Phase Error vs DSA Setting at 0.8 GHz




With 0.8 GHz matching, $f_{IN} = 840\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$

图 6-61. RX Output FFT at 0.8 GHz


6.12.2 RX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 0.8 GHz matching, 12.5-MHz offset from tone

图 6-62. RX Noise Spectral Density vs Temperature at 0.8 GHz




With 0.8 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

图 6-63. RX Noise Spectral Density vs Input Amplitude and Temperature at 0.8 GHz




With 0.8 GHz matching, 12.5-MHz offset from tone

图 6-64. RX Noise Spectral Density vs Input Amplitude and Channel at 0.8 GHz




A. With 0.8 GHz matching, each tone -7 dBFS, tone spacing = 20 MHz

图 6-65. RX IMD3 vs DSA Setting and Temperature at 0.8 GHz



With 0.8 GHz matching, each tone -7 dBFS, tone spacing = 20 MHz

图 6-66. RX IMD5 vs DSA Setting and Temperature at 0.8 GHz




With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

图 6-67. RX IMD3 vs Input Level and Temperature at 0.8 GHz


6.12.2 RX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{\text{REF}} = 491.52\text{ MHz}$, $A_{\text{IN}} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

图 6-68. RX IMD3 vs Input Level and Temperature at 0.8 GHz




With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

图 6-69. RX IMD5 vs Input Level and Temperature at 0.8 GHz




With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

图 6-70. RX HD2 vs DSA Setting and Channel at 0.8 GHz




With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

图 6-71. RX HD2 vs DSA Setting and Temperature at 0.8 GHz



With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

图 6-72. RX HD2 vs Input Level and Temperature at 0.8 GHz




With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-73. RX HD3 vs DSA Setting and Channel at 0.8 GHz


6.12.2 RX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-74. RX HD3 vs DSA Setting and Temperature at 0.8 GHz




With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-75. RX HD3 vs Input Level and Channel at 0.8 GHz




With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-76. RX HD3 vs Input Level and Temperature at 0.8 GHz




With 0.8 GHz matching

图 6-77. RX Non-HD2/3 vs DSA Setting at 0.8 GHz



With 0.8 GHz matching, -7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-78. RX IMD3 vs Supply and Channel at 0.8 GHz




With 0.8 GHz matching, -7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-79. RX IMD5 vs Supply and Channel at 0.8 GHz

6.12.2 RX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 0.8 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-80. RX Noise Spectral Density vs Supply and Channel at 0.8 GHz


6.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 1.8 GHz matching, normalized to 1.75 GHz

图 6-81. RX In-Band Gain Flatness, $f_{IN} = 1750\text{ MHz}$




With 1.8 GHz matching, normalized to fullscale at 25°C for each channel

图 6-82. RX Input Fullscale vs Temperature and Channel at 1.75 GHz



With 1.8 GHz matching, normalized to phase at 25°C


图 6-83. RX Input Phase vs Temperature and DSA at $f_{IN} = 1.75\text{ GHz}$



With 1.8 GHz matching

$$\text{Differential Amplitude Error} = P_{IN} (\text{DSA Setting} - 1) - P_{IN} (\text{DSA Setting}) + 1$$


图 6-84. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 1.75 GHz



With 1.8 GHz matching

$$\text{Differential Amplitude Error} = P_{IN} (\text{DSA Setting} - 1) - P_{IN} (\text{DSA Setting}) + 1$$

图 6-85. RX Calibrated Differential Amplitude Error vs DSA Setting at 1.75 GHz




With 1.8 GHz matching

$$\text{Integrated Amplitude Error} = P_{IN} (\text{DSA Setting}) - P_{IN} (\text{DSA Setting} = 0) + (\text{DSA Setting})$$

图 6-86. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 1.75 GHz


6.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{\text{REF}} = 491.52 \text{ MHz}$, $A_{\text{IN}} = -3 \text{ dBFS}$, DSA setting = 4 dB.




With 1.8 GHz matching
Integrated Amplitude Error = $P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

图 6-87. RX Calibrated Integrated Amplitude Error vs DSA Setting at 1.75 GHz




With 1.8 GHz matching
Differential Phase Error = $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$

图 6-88. RX Uncalibrated Differential Phase Error vs DSA Setting at 1.75 GHz




With 1.8 GHz matching
Differential Phase Error = $\text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$

图 6-89. RX Calibrated Differential Phase Error vs DSA Setting at 1.75 GHz




With 1.8 GHz matching
Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

图 6-90. RX Uncalibrated Integrated Phase Error vs DSA Setting at 1.75 GHz



With 1.8 GHz matching
Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

图 6-91. RX Calibrated Integrated Phase Error vs DSA Setting at 1.75 GHz




With 1.8 GHz matching, $f_{\text{IN}} = 2610 \text{ MHz}$, $A_{\text{IN}} = -3 \text{ dBFS}$

图 6-92. RX Output FFT at 1.75 GHz


6.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 1.8 GHz matching, 12.5-MHz offset from tone

图 6-93. RX Noise Spectral Density vs Temperature at 1.75 GHz




With 1.8 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

图 6-94. RX Noise Spectral Density vs Input Amplitude and Temperature at 1.75 GHz




With 1.8 GHz matching, 12.5-MHz offset from tone

图 6-95. RX Noise Spectral Density vs Input Amplitude and Channel at 1.75 GHz




With 1.8 GHz matching, each tone -7 dBFS, tone spacing = 20 MHz

图 6-96. RX IMD3 vs DSA Setting and Temperature at 1.75 GHz



With 1.8 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

图 6-97. RX IMD3 vs Input Level and Temperature at 1.75 GHz




With 1.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

图 6-98. RX IMD3 vs Input Level and Temperature at 1.75 GHz


6.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{\text{REF}} = 491.52\text{ MHz}$, $A_{\text{IN}} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 1.8 GHz matching, $f_{\text{in}} = 1900\text{ MHz}$, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

图 6-99. RX HD2 vs DSA Setting and Channel at 1.9 GHz




With 1.8 GHz matching, $f_{\text{in}} = 1900\text{ MHz}$, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

图 6-100. RX HD2 vs DSA Setting and Temperature at 1.9 GHz




With 1.8 GHz matching, $f_{\text{in}} = 1900\text{ MHz}$, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

图 6-101. RX HD2 vs Input Amplitude and Channel at 1.9 GHz




With 1.8 GHz matching, $f_{\text{in}} = 1900\text{ MHz}$, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

图 6-102. RX HD2 vs Input Amplitude and Temperature at 1.9 GHz



With 1.8 GHz matching, $f_{\text{in}} = 1900\text{ MHz}$, DDC bypass mode (TI only mode for characterization)

图 6-103. RX HD3 vs DSA Setting and Channel at 1.9 GHz




With 1.8 GHz matching, $f_{\text{in}} = 1900\text{ MHz}$, DDC bypass mode (TI only mode for characterization)

图 6-104. RX HD3 vs DSA Setting and Temperature at 1.9 GHz


6.12.3 RX Typical Characteristics 1.75 GHz to 1.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 1.8 GHz matching, $f_{in} = 1900\text{MHz}$, DDC bypass mode (TI only mode for characterization)

图 6-105. RX HD3 vs Input Level and Channel at 1.9 GHz




With 1.8 GHz matching, $f_{in} = 1900\text{ MHz}$, DDC bypass mode (TI only mode for characterization)

图 6-106. RX HD3 vs Input Level and Temperature at 1.9 GHz




With 1.8 GHz matching, decimated by 3

图 6-107. RX In-Band SFDR ($\pm 400\text{ MHz}$) vs Input Amplitude at 1.75 GHz




With 1.8 GHz matching

图 6-108. RX Non-HD2/3 vs DSA Setting at 1.75 GHz



With 1.8 GHz matching, -7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-109. RX IMD3 vs Supply and Channel at 1.75 GHz




With 1.8 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-110. RX Noise Spectral Density vs Supply and Channel at 1.75 GHz


6.12.4 RX Typical Characteristics 2.6 GHz

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{\text{REF}} = 491.52 \text{ MHz}$, $A_{\text{IN}} = -3 \text{ dBFS}$, DSA setting = 4 dB.




With matching, normalized to power at 2.6 GHz for each DSA setting

图 6-111. RX Inband Gain Flatness, $f_{\text{IN}} = 2600 \text{ MHz}$




With 2.6 GHz matching, normalized to fullscale at 25°C for each channel

图 6-112. RX Input Fullscale vs Temperature and Channel at 2.6 GHz




With 2.6 GHz matching
Integrated Phase Error = Phase(DSA Setting) - Phase(DSA Setting = 0)

图 6-113. RX Calibrated Integrated Phase Error vs DSA Setting at 2.6 GHz




With 2.6 GHz matching, $f_{\text{IN}} = 2610 \text{ MHz}$, $A_{\text{IN}} = -3 \text{ dBFS}$

图 6-114. RX Output FFT at 2.6 GHz



With 2.6 GHz matching, 12.5-MHz offset from tone

图 6-115. RX Noise Spectral Density vs Temperature at 2.6 GHz




With 2.6 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

图 6-116. RX Noise Spectral Density vs Input Amplitude and Temperature at 2.6 GHz


6.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 2.6 GHz matching, 12.5-MHz offset from tone

图 6-117. RX Noise Spectral Density vs Input Amplitude and Channel at 2.6 GHz




50-MHz offset from tone, external clock mode

图 6-118. RX Noise Spectral Density vs Input Amplitude at 2.61 GHz (Ext. Clock)




With 2.6 GHz matching, each tone - 7 dBFS, tone spacing = 20 MHz

图 6-119. RX IMD3 vs DSA Setting and Temperature at 2.6 GHz




With 2.6 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

图 6-120. RX IMD3 vs Input Level and Temperature at 2.6 GHz



With 2.6 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

图 6-121. RX IMD3 vs Input Level and Temperature at 2.6 GHz




Tone spacing = 50 MHz, External clock mode

图 6-122. RX IMD3 vs Input Level at 2.6 GHz (Ext. Clock)


6.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




External clock mode

图 6-123. RX IMD3 vs Tone Spacing at 2.6 GHz (Ext. Clock)




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-124. RX HD2 vs DSA Setting and Channel at 2.6 GHz




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-125. RX HD2 vs Input Level and Temperature at 2.6 GHz




External clock mode

图 6-126. RX HD2 vs Input Level and Temperature at 2.6 GHz



With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-127. RX HD3 vs DSA Setting and Channel at 2.6 GHz




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-128. RX HD3 vs DSA Setting and Temperature at 2.6 GHz


6.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-129. RX HD3 vs Input Level and Channel at 2.6 GHz




With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-130. RX HD3 vs Input Level and Temperature at 2.6 GHz




External clock mode

图 6-131. RX HD3 vs Input Level and Temperature at 2.6 GHz




With 2.6 GHz matching, decimate by 4

图 6-132. RX In-Band SFDR ($\pm 300\text{ MHz}$) vs Input Amplitude and Temperature at 2.6 GHz



With 2.6 GHz matching

图 6-133. RX Non-HD2/3 vs DSA Setting at 2.6 GHz




External clock mode, 50MHz tone spacing, excluding 3rd order distortion

图 6-134. RX 2-tone SFDR vs Input Amplitude at 2.6 GHz


6.12.4 RX Typical Characteristics 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.



With 2.6 GHz matching, -7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-135. RX IMD3 vs Supply and Channel at 2.6 GHz




With 2.6 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-136. RX Noise Spectral Density vs Supply and Channel at 2.6 GHz


6.12.5 RX Typical Characteristics 3.5 GHz

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 3.6 GHz matching, normalized to 3.6 GHz

图 6-137. RX In-Band Gain Flatness, $f_{IN} = 3600\text{ MHz}$



With 3.6 GHz matching, normalized to phase at 25°C


图 6-138. RX Input Phase vs Temperature at 3.6 GHz



With 3.6 GHz matching

$$\text{Differential Amplitude Error} = P_{IN}(\text{DSA Setting} - 1) - P_{IN}(\text{DSA Setting}) + 1$$


图 6-139. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching

$$\text{Differential Amplitude Error} = P_{IN}(\text{DSA Setting} - 1) - P_{IN}(\text{DSA Setting}) + 1$$


图 6-140. RX Calibrated Differential Amplitude Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching

$$\text{Integrated Amplitude Error} = P_{IN}(\text{DSA Setting}) - P_{IN}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

图 6-141. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 3.6 GHz




With 3.6 GHz matching

$$\text{Integrated Amplitude Error} = P_{IN}(\text{DSA Setting}) - P_{IN}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

图 6-142. RX Calibrated Integrated Amplitude Error vs DSA Setting at 3.6 GHz

6.12.5 RX Typical Characteristics 3.5 GHz (continued)


Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{\text{REF}} = 491.52 \text{ MHz}$, $A_{\text{IN}} = -3 \text{ dBFS}$, DSA setting = 4 dB.



With 3.6 GHz matching

$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$


图 6-143. RX Uncalibrated Phase Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching

$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$


图 6-144. RX Calibrated Differential Phase Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching

$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$


图 6-145. RX Uncalibrated Integrated Phase Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching


$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

图 6-146. RX Calibrated Integrated Phase Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching, $f_{\text{IN}} = 3610 \text{ MHz}$, $A_{\text{IN}} = -3 \text{ dBFS}$

图 6-147. RX Output FFT at 3.6 GHz




With 3.5 GHz matching, each tone at -7 dBFS , 20-MHz tone spacing

图 6-148. RX IMD3 vs DSA Setting and Temperature at 3.6 GHz


6.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 3.5 GHz matching, 20-MHz tone spacing

图 6-149. RX IMD3 vs Input Level and Temperature at 3.6 GHz




External clock mode, 20-MHz tone spacing, 2x Decimation

图 6-150. RX IMD3 vs Input Level




External clock mode, 2x Decimation

图 6-151. RX IMD3 vs Tone Spacing at 3.76 GHz




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-152. RX HD2 vs DSA Setting and Channel at 3.6 GHz



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-153. RX HD2 vs DSA Setting and Temperature at 3.6 GHz




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-154. RX HD2 vs Input Level and Channel at 3.6 GHz


6.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-155. RX HD2 vs Input Level and Temperature at 3.6 GHz




External clock mode, 2x Decimation

图 6-156. RX HD2 vs Input Level at 3.76 GHz




External clock mode, 25°C, 2x Decimation

图 6-157. RX HD2 vs Input Level




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-158. RX HD3 vs DSA Setting and Channel at 3.6 GHz



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-159. RX HD3 vs DSA Setting and Temperature at 3.6 GHz




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-160. RX HD3 vs Input Level and Channel at 3.6 GHz


6.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-161. RX HD3 vs Input Level and Temperature at 3.6 GHz




External clock mode, 2x Decimation

图 6-162. RX HD3 vs Input Level at 3.76GHz




External clock mode, 25°C, 2x Decimation

图 6-163. RX HD3 vs Input Level




With 3.5 GHz matching, 12.5-MHz offset from tone

图 6-164. RX Noise Spectral Density vs Input Level and DSA Setting at 3.6 GHz



External clock mode, 25°C, 2x Decimation

图 6-165. RX Noise Spectral Density vs Input Level at 3.76 GHz




With 3.5 GHz matching

图 6-166. RX In-Band SFDR ($\pm 200\text{ MHz}$) vs Input Level and Channel at 3.6 GHz


6.12.5 RX Typical Characteristics 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 3.5 GHz matching

图 6-167. RX SFDR Excluding HD2/3 vs DSA Setting and Channel at 3.6 GHz




External clock mode, 20 MHz tone spacing, excluding 3rd order distortion

图 6-168. RX 2-tone SFDR vs Input Amplitude and DSA Setting at 3.7 GHz




External clock mode, 20 MHz tone spacing, excluding 3rd order distortion

图 6-169. RX 2-tone SFDR vs Input Amplitude and Frequency at 3.7 GHz




With 3.6 GHz matching, -7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-170. RX IMD3 vs Supply Voltage and Channel at 3.6 GHz



With 3.6 GHz matching, -7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-171. RX IMD5 vs Supply Voltage and Channel at 3.6 GHz




With 3.6 GHz matching, tone at -20 dBFS, 12.5-MHz offset frequency, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-172. RX Noise Spectral Density vs Supply Voltage and Channel at 3.6 GHz


6.12.6 RX Typical Characteristics 4.9 GHz

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With matching, normalized to power at 4.9GHz for each DSA setting

图 6-173. RX Inband Gain Flatness, $f_{IN} = 4900\text{ MHz}$




With 4.9 GHz matching, normalized to fullscale at 25°C for each channel

图 6-174. RX Input Fullscale vs Temperature and Channel at 4.9 GHz



With 4.9 GHz matching, normalized to phase at 25°C


图 6-175. RX Input Phase vs Temperature and DSA at $f_{OUT} = 4.9\text{ GHz}$



With 4.9 GHz matching

$$\text{Differential Amplitude Error} = P_{IN}(\text{DSA Setting} - 1) - P_{IN}(\text{DSA Setting}) + 1$$


图 6-176. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 4.9 GHz



With 4.9 GHz matching

$$\text{Differential Amplitude Error} = P_{IN}(\text{DSA Setting} - 1) - P_{IN}(\text{DSA Setting}) + 1$$

图 6-177. RX Calibrated Differential Amplitude Error vs DSA Setting at 4.9 GHz




With 4.9 GHz matching

$$\text{Integrated Amplitude Error} = P_{IN}(\text{DSA Setting}) - P_{IN}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$

图 6-178. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 4.9 GHz

6.12.6 RX Typical Characteristics 4.9 GHz (continued)


Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{\text{REF}} = 491.52 \text{ MHz}$, $A_{\text{IN}} = -3 \text{ dBFS}$, DSA setting = 4 dB.



With 4.9 GHz matching

$$\text{Integrated Amplitude Error} = P_{\text{IN}}(\text{DSA Setting}) - P_{\text{IN}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$$


图 6-179. RX Calibrated Integrated Amplitude Error vs DSA Setting at 4.9 GHz



With 4.9 GHz matching

$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$


图 6-180. RX Uncalibrated Differential Phase Error vs DSA Setting at 4.9 GHz



With 4.9 GHz matching

$$\text{Differential Phase Error} = \text{Phase}_{\text{IN}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{IN}}(\text{DSA Setting})$$


图 6-181. RX Calibrated Differential Phase Error vs DSA Setting at 4.9 GHz



With 4.9 GHz matching

$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$


图 6-182. RX Uncalibrated Integrated Phase Error vs DSA Setting at 4.9 GHz



With 4.9 GHz matching

$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

图 6-183. RX Calibrated Integrated Phase Error vs DSA Setting at 4.9 GHz




With 4.9 GHz matching, $f_{\text{IN}} = 4910 \text{ MHz}$, $A_{\text{IN}} = -3 \text{ dBFS}$

图 6-184. RX Output FFT at 4.9 GHz


6.12.6 RX Typical Characteristics 4.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 4.9 GHz matching, 12.5-MHz offset from tone

图 6-185. RX Noise Spectral Density vs Temperature at 4.9 GHz




With 4.9 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

图 6-186. RX Noise Spectral Density vs Input Amplitude and Temperature at 4.9 GHz




With 4.9 GHz matching, 12.5-MHz offset from tone

图 6-187. RX Noise Spectral Density vs Input Amplitude and Channel at 4.9 GHz




With 4.9 GHz matching, each tone -7 dBFS, tone spacing = 20 MHz

图 6-188. RX IMD3 vs DSA Setting and Temperature at 4.9 GHz



With 4.9 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

图 6-189. RX IMD3 vs Input Level and Temperature at 4.9 GHz




With 4.9 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

图 6-190. RX IMD3 vs Input Level and Temperature at 4.9 GHz


6.12.6 RX Typical Characteristics 4.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

图 6-191. RX HD2 vs DSA Setting and Channel at 4.9 GHz




With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

图 6-192. RX HD2 vs DSA and Temperature at 4.9 GHz




With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

图 6-193. RX HD2 vs Input Level and Temperature at 4.9 GHz




With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-194. RX HD3 vs DSA Setting and Channel at 4.9 GHz



With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-195. RX HD3 vs DSA Setting and Temperature at 4.9 GHz




With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-196. RX HD3 vs Input Level and Channel at 4.9 GHz


6.12.6 RX Typical Characteristics 4.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$, ADC Sampling Rate = 2949.12 MHz. Default conditions: output sample rate = 491.52 MSPS (decimate by 6), PLL clock mode with $f_{REF} = 491.52\text{ MHz}$, $A_{IN} = -3\text{ dBFS}$, DSA setting = 4 dB.




With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

图 6-197. RX HD3 vs Input Level and Temperature at 4.9 GHz




With 4.9 GHz matching, decimate by 3

图 6-198. RX In-Band SFDR ($\pm 400\text{ MHz}$) vs Input Amplitude and Channel at 4.9 GHz




With 4.9 GHz matching

图 6-199. RX Non-HD2/3 vs DSA Setting at 4.9 GHz



With 4.9 GHz matching, -7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-200. RX IMD3 vs Supply and Channel at 4.9 GHz



With 4.9 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

图 6-201. RX Noise Spectral Density vs Supply and Channel at 4.9 GHz

6.12.7 RX Typical Characteristics 6.8 GHz

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30 MHz: ADC Sampling Rate = 3000 MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode, $A_{IN} = -3$ dBFS, DSA setting = 3 dB.




图 6-202. RX In-Band Gain Flatness




图 6-203. RX Uncalibrated Differential Amplitude Error at 6.851 GHz




图 6-204. RX Calibrated Differential Amplitude Error at 6.851 GHz




图 6-205. RX Uncalibrated Integrated Amplitude Error at 6.851 GHz




图 6-206. RX Calibrated Integrated Amplitude Error at 6.851 GHz





图 6-207. RX Uncalibrated Differential Phase Error at 6.851 GHz

6.12.7 RX Typical Characteristics 6.8 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30 MHz: ADC Sampling Rate = 3000 MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode, $A_{IN} = -3 \text{ dBFS}$, DSA setting = 3 dB.



Calibrated at 25°C, held at -40 and 110°C

图 6-208. RX Calibrated Differential Phase Error at 6.851 GHz






图 6-209. RX Uncalibrated Integrated Phase Error at 6.851 GHz




Calibrated at 25°C, held at -40 and 110°C

图 6-210. RX Calibrated Integrated Phase Error at 6.851 GHz




$F_{IN} = 6.851 \text{ GHz}$, $F_{NCO} = 6.85\text{GHz}$

图 6-211. RX Output FFT at 6.851 GHz and -3 dBFS



$F_{IN} = 6.851 \text{ GHz}$, $F_{NCO} = 6.85\text{GHz}$

图 6-212. RX Output FFT at 6.851GHz and -6dBFS




$F_{IN} = 6.851 \text{ GHz}$, $F_{NCO} = 6.85\text{GHz}$

图 6-213. RX Output FFT at 6.851 GHz and -12 dBFS


6.12.7 RX Typical Characteristics 6.8 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30 MHz: ADC Sampling Rate = 3000 MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode, $A_{IN} = -3$ dBFS, DSA setting = 3 dB.



$F_{IN} = 6.851$ GHz, $F_{NCO} = 6.85$ GHz

图 6-214. RX Output FFT at 6.851 GHz and -30 dBFS



$F_{IN} = 6.851$ GHz, $F_{NCO} = 6.85$ GHz

图 6-215. RX Output FFT at 6.851 GHz and -60 dBFS




图 6-216. RX NSD vs Input Amplitude at 6.851 GHz




图 6-217. RX IMD3 vs Input Amplitude at 6.851 GHz




图 6-218. RX IMD3 vs DSA Setting at 6.851 GHz




图 6-219. RX IMD3 vs Tone Spacing at 6.851 GHz

6.12.7 RX Typical Characteristics 6.8 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$. Default conditions at 30 MHz: ADC Sampling Rate = 3000 MSPS, output sample rate = 500 MSPS (decimate by 6x), External clock mode, $A_{IN} = -3$ dBFS, DSA setting = 3 dB.





图 6-220. RX NSD vs DSA Setting at 6.851 GHz



50 MHz tone spacing, excluding 3rd order distortion

图 6-221. RX 2-tone SFDR vs Input Amplitude at 6.85 GHz





图 6-222. RX Additive Phase Noise at 6.85 GHz


6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{\text{DAC}} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{\text{REF}} = 500$ MHz. Additional default conditions for all plots, $A_{\text{OUT}} = -1$ dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




including PCB and cable losses

图 6-223. TX Output Fullscale vs Output Frequency: 5 MHz - 600 MHz




including PCB and cable losses

图 6-224. TX Output Fullscale vs Temperature at 30 MHz




including PCB and cable losses

图 6-225. TX Output Fullscale vs DSA Setting at 30 MHz




Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-226. Uncalibrated TX Differential Gain Error (DNL) at 30 MHz



Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-227. Calibrated TX Differential Gain Error (DNL) at 30 MHz




Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-228. Calibrated TX Differential Gain Error (DNL) at 30 MHz


6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{\text{DAC}} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{\text{REF}} = 500$ MHz. Additional default conditions for all plots, $A_{\text{OUT}} = -1$ dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$$\text{Integrated Gain Error} = P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$$

图 6-229. Uncalibrated TX Integrated Gain Error (INL) at 30 MHz




$$\text{Integrated Gain Error} = P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$$

图 6-230. Calibrated TX Integrated Gain Error (INL) at 30 MHz




$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

图 6-231. Uncalibrated TX Differential Phase Error (DNL) at 30 MHz




$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

图 6-232. Calibrated TX Differential Phase Error (DNL) at 30 MHz



$$\text{Integrated Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSASetting} = 0)$$

图 6-233. Uncalibrated TX Integrated Phase Error (INL) at 30 MHz









$$\text{Integrated Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSASetting} = 0)$$

图 6-234. Calibrated TX Integrated Phase Error (INL) at 30 MHz







6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{DAC} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{REF} = 500$ MHz. Additional default conditions for all plots, $A_{OUT} = -1$ dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{\text{DAC}} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{\text{REF}} = 500$ MHz. Additional default conditions for all plots, $A_{\text{OUT}} = -1$ dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{\text{DAC}} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{\text{REF}} = 500$ MHz. Additional default conditions for all plots, $A_{\text{OUT}} = -1$ dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




图 6-247. Single Tone Spectrum at 30 MHz and -30 dBFS (0 - 100 MHz)




图 6-248. Single Tone Spectrum at 30 MHz and -60 dBFS (Nyquist)




图 6-249. Single Tone Spectrum at 30 MHz and -60 dBFS (0 - 100 MHz)




图 6-250. Dual Tone Spectrum at 30 MHz and -7 dBFS (0 - 100 MHz)




图 6-251. Dual Tone Spectrum at 30 MHz and -13 dBFS (0 - 100 MHz)




图 6-252. Dual Tone Spectrum at 30 MHz and -30 dBFS (0 - 100 MHz)

6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{DAC} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{REF} = 500$ MHz. Additional default conditions for all plots, $A_{OUT} = -1$ dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated






图 6-253. Dual Tone Spectrum at 30 MHz and -60dBFS (0 - 100 MHz)



measured at +50 MHz offset

图 6-254. Noise Spectral Density vs Digital Amplitude at 30 MHz



measured at +50 MHz offset

图 6-255. Noise Spectral Density vs DSA Setting at 30 MHz




图 6-256. IMD3 vs DSA Setting at 30 MHz




图 6-257. HD2 vs Frequency 0 - 200 MHz





图 6-258. HD3 vs Frequency 0 - 200 MHz


6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{\text{DAC}} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{\text{REF}} = 500$ MHz. Additional default conditions for all plots, $A_{\text{OUT}} = -1$ dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




including PCB and cable losses

图 6-259. TX Output Fullscale vs Temperature at 400 MHz




including PCB and cable losses

图 6-260. TX Output Fullscale vs DSA Setting at 400 MHz




Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-261. Uncalibrated TX Differential Gain Error (DNL) at 400 MHz




Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-262. Calibrated TX Differential Gain Error (DNL) at 400 MHz



Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$

图 6-263. Uncalibrated TX Integrated Gain Error (INL) at 400 MHz




Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSASetting} = 0) + (\text{DSA Setting})$

图 6-264. Calibrated TX Integrated Gain Error (INL) at 400 MHz


6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{\text{DAC}} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{\text{REF}} = 500$ MHz. Additional default conditions for all plots, $A_{\text{OUT}} = -1$ dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

图 6-265. Uncalibrated TX Differential Phase Error (DNL) at 400 MHz




$$\text{Differential Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$$

图 6-266. Calibrated TX Differential Phase Error (DNL) at 400 MHz



$$\text{Integrated Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSASetting} = 0)$$

图 6-267. Uncalibrated TX Integrated Phase Error (INL) at 400 MHz



$$\text{Integrated Phase Error} = \text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSASetting} = 0)$$

图 6-268. Calibrated TX Integrated Phase Error (INL) at 400 MHz

6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{\text{DAC}} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{\text{REF}} = 500$ MHz. Additional default conditions for all plots, $A_{\text{OUT}} = -1$ dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




图 6-269. Single Tone Spectrum at 400 MHz and -1 dBFS (Nyquist)




图 6-270. Single Tone Spectrum at 400 MHz and -1 dBFS (±100MHz)




图 6-271. Single Tone Spectrum at 400 MHz and -6 dBFS (Nyquist)




图 6-272. Single Tone Spectrum at 400 MHz and -6 dBFS (±100MHz)




图 6-273. Single Tone Spectrum at 400 MHz and -12 dBFS (Nyquist)




图 6-274. Single Tone Spectrum at 400 MHz and -12 dBFS (±100MHz)

6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{\text{DAC}} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{\text{REF}} = 500$ MHz. Additional default conditions for all plots, $A_{\text{OUT}} = -1$ dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




图 6-275. Single Tone Spectrum at 400 MHz and -30 dBFS (Nyquist)




图 6-276. Single Tone Spectrum at 400 MHz and -30 dBFS (±100MHz)




图 6-277. Single Tone Spectrum at 400 MHz and -60 dBFS (Nyquist)






图 6-278. Single Tone Spectrum at 400 MHz and -60 dBFS (±100MHz)



Tone Spacing = 4 MHz

图 6-279. Dual Tone Spectrum at 400 MHz and -7 dBFS (Nyquist)




Tone Spacing = 4 MHz

图 6-280. Dual Tone Spectrum at 400 MHz and -7 dBFS (±100MHz)


6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{\text{DAC}} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{\text{REF}} = 500$ MHz. Additional default conditions for all plots, $A_{\text{OUT}} = -1$ dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Tone Spacing = 4 MHz

图 6-281. Dual Tone Spectrum at 400 MHz and -13 dBFS (Nyquist)




Tone Spacing = 4 MHz

图 6-282. Dual Tone Spectrum at 400 MHz and -13 dBFS (±100MHz)




Tone Spacing = 4 MHz

图 6-283. Dual Tone Spectrum at 400 MHz and -30 dBFS (Nyquist)




Tone Spacing = 4 MHz

图 6-284. Dual Tone Spectrum at 400 MHz and -30 dBFS (±100MHz)



Tone Spacing = 4 MHz

图 6-285. Dual Tone Spectrum at 400 MHz and -60 dBFS (Nyquist)




Tone Spacing = 4 MHz

图 6-286. Dual Tone Spectrum at 400 MHz and -60 dBFS (±100MHz)


6.12.8 TX Typical Characteristics at 30 MHz and 600 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Default conditions: TX input data rate = 125 MSPS, $f_{DAC} = 6000$ MSPS (48x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with $f_{REF} = 500$ MHz. Additional default conditions for all plots, $A_{OUT} = -1$ dBFS, DSA = 0 dB, $\text{Sin}(x)/x$ enabled, DSA calibrated




measured at 50 MHz offset

图 6-287. Noise Spectral Density vs Digital Amplitude at 400 MHz




measured at 50 MHz offset

图 6-288. Noise Spectral Density vs DSA Setting at 400 MHz



Tone Spacing = 4 MHz

图 6-289. IMD3 vs Digital Amplitude at 400 MHz



Tone Spacing = 4 MHz

图 6-290. IMD3 vs DSA Setting at 400 MHz




图 6-291. HD2 vs Amplitude at 400 MHz





图 6-292. HD3 vs Amplitude at 400 MHz


6.12.9 TX Typical Characteristics at 800 MHz

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Including PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 0.8 GHz matching

图 6-293. TX Full Scale vs RF Frequency and Channel at 5898.24 MSPS, Straight Mode




Including PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 0.8 GHz matching

图 6-294. TX Full Scale vs RF Frequency and Channel at 8847.36 MSPS, Straight Mode




Including PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 0.8 GHz matching

图 6-295. TX Full Scale vs RF Frequency and Channel at 5898.24 MSPS, Interleave Mode




Including PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 0.8 GHz matching

图 6-296. TX Full Scale vs RF Frequency and Channel at 8847.36 MSPS, Interleave Mode



Including PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 0.8 GHz matching

图 6-297. TX Full Scale vs RF Frequency and Channel at 11796.48 MSPS, Interleave Mode




including PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 0.8 GHz matching

图 6-298. TX Output Fullscale vs Output Frequency


6.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{DAC} = 11796.48$ MSPS, interleave mode, $A_{OUT} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{REF} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




including PCB and cable losses, $A_{out} = -0.5$ dBFS, DSA = 0, 0.8 GHz matching

图 6-299. TX Output Fullscale vs Temperature




$f_{DAC} = 11796.48$ MSPS, interleave mode, $A_{out} = -0.5$ dBFS, matching 0.8 GHz

图 6-300. TX Output Power vs DSA Setting and Channel at 0.85 GHz




$f_{DAC} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
Differential Gain Error = $P_{OUT}(\text{DSA Setting} - 1) - P_{OUT}(\text{DSA Setting}) + 1$

图 6-301. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 0.85 GHz




$f_{DAC} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
Differential Gain Error = $P_{OUT}(\text{DSA Setting} - 1) - P_{OUT}(\text{DSA Setting}) + 1$

图 6-302. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 0.85 GHz



$f_{DAC} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
Integrated Gain Error = $P_{OUT}(\text{DSA Setting}) - P_{OUT}(\text{DSA Setting} = 0) + \text{DSA Settings}$

图 6-303. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 0.85 GHz




$f_{DAC} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
Integrated Gain Error = $P_{OUT}(\text{DSA Setting}) - P_{OUT}(\text{DSA Setting} = 0) + \text{DSA Setting}$

图 6-304. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 0.85 GHz


6.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-305. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 0.85 GHz




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-306. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 0.85 GHz



$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + \text{DSA Setting}$

图 6-307. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 0.85 GHz




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + \text{DSA Setting}$

图 6-308. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 0.85 GHz


6.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
 Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-309. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 0.85 GHz




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
 Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$
 Phase DNL spike may occur at any DSA setting.

图 6-310. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 0.85 GHz



$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
 Integrated Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

图 6-311. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 0.85 GHz




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
 Integrated Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

图 6-312. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 0.85 GHz


6.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-313. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 0.85 GHz




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz, channel with the median variation over DSA setting at 25°C
Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-314. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 0.85 GHz




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
Integrated Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

图 6-315. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 0.85 GHz




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz
Integrated Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting}) - \text{Phase}_{\text{OUT}}(\text{DSA Setting} = 0)$

图 6-316. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 0.85 GHz



$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, matching at 0.8 GHz,
 $P_{\text{OUT}} = -13$ dBFS

图 6-317. TX Output Noise vs Channel and Attenuation at 0.85 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $f_{\text{CENTER}} = 0.85$ GHz, matching at 0.8 GHz, -13 dBFS each tone

图 6-318. TX IMD3 vs DSA Setting at 0.85 GHz


6.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$ MSPS, straight mode, $f_{\text{CENTER}} = 0.85$ GHz, matching at 0.8 GHz, -13 dBFS each tone

图 6-319. TX IMD3 vs Tone Spacing and Channel at 0.85 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, $f_{\text{CENTER}} = 0.85$ GHz, matching at 0.8 GHz, -13 dBFS each tone

图 6-320. TX IMD3 vs Tone Spacing and Channel at 0.85 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $f_{\text{CENTER}} = 0.85$ GHz, matching at 0.8 GHz, -13 dBFS each tone

图 6-321. TX IMD3 vs Tone Spacing and Channel at 0.85 GHz




$f_{\text{DAC}} = 5898.24$ MSPS, straight mode, $f_{\text{CENTER}} = 0.85$ GHz, matching at 0.8 GHz, -13 dBFS each tone, worst channel

图 6-322. TX IMD3 vs Tone Spacing and Temperature at 0.85 GHz



$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, $f_{\text{CENTER}} = 0.85$ GHz, matching at 0.8 GHz, -13 dBFS each tone, worst channel

图 6-323. TX IMD3 vs Tone Spacing and Temperature at 0.85 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, straight mode, $f_{\text{CENTER}} = 0.85$ GHz, matching at 0.8 GHz, -13 dBFS each tone, worst channel

图 6-324. TX IMD3 vs Tone Spacing and Temperature at 0.85 GHz


6.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$ MSPS, straight mode, $f_{\text{CENTER}} = 0.85$ GHz, $f_{\text{SPACING}} = 20$ MHz, matching at 0.8 GHz

图 6-325. TX IMD3 vs Digital Level at 0.85 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, $f_{\text{CENTER}} = 0.85$ GHz, $f_{\text{SPACING}} = 20$ MHz, matching at 0.8 GHz

图 6-326. TX IMD3 vs Digital Level at 0.85 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $f_{\text{CENTER}} = 0.85$ GHz, $f_{\text{SPACING}} = 20$ MHz, matching at 0.8 GHz

图 6-327. TX IMD3 vs Digital Level at 0.85 GHz




Matching at 0.8 GHz, Single tone, $f_{\text{DAC}} = 11.79648$ GSPS, interleave mode, 40-MHz offset, DSA = 0dB

图 6-328. TX Single Tone Output Noise vs Frequency and Amplitude at 0.85 GHz



TM1.1, $P_{\text{OUT_RMS}} = -13$ dBFS

图 6-329. TX 20-MHz LTE Output Spectrum at 0.85 GHz




Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-330. TX 20-MHz LTE ACPR vs Digital Level at 0.85 GHz


6.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{DAC} = 11796.48$ MSPS, interleave mode, $A_{OUT} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{REF} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-331. TX 20-MHz LTE alt-ACPR vs Digital Level at 0.85 GHz




Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-332. TX 20-MHz LTE alt2-ACPR vs Digital Level at 0.85 GHz




Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-333. TX 20-MHz LTE ACPR vs DSA at 0.85 GHz




Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-334. TX 20-MHz LTE alt-ACPR vs DSA at 0.85 GHz



Matching at 0.8 GHz, single carrier 100-MHz BW TM1.1 NR

图 6-335. TX 100-MHz NR ACPR vs DSA at 0.85 GHz




Matching at 0.8 GHz, single carrier 100-MHz BW TM1.1 NR

图 6-336. TX 100-MHz NR alt-ACPR vs DSA at 0.85 GHz


6.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 0.8 GHz, $f_{\text{DAC}} = 5898.24$ GSPS, straight mode

图 6-337. TX HD2 vs Digital Amplitude and Output Frequency at 0.85 GHz




Matching at 0.8 GHz, $f_{\text{DAC}} = 8847.36$ GSPS, straight mode

图 6-338. TX HD2 vs Digital Amplitude and Output Frequency at 0.85 GHz




Matching at 0.8 GHz, $f_{\text{DAC}} = 5898.24$ MSPS, straight mode, normalized to output power at harmonic frequency

图 6-339. TX HD3 vs Digital Amplitude and Output Frequency at 0.85 GHz




Matching at 0.8 GHz, $f_{\text{DAC}} = 8847.36$ MSPS, straight mode, normalized to output power at harmonic frequency

图 6-340. TX HD3 vs Digital Amplitude and Output Frequency at 0.85 GHz



$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses. $ILn = f_s/n \pm f_{\text{OUT}}$.

图 6-341. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz ($0-f_{\text{DAC}}$)




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses

图 6-342. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz (± 300 MHz)


6.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses. $\text{ILn} = f_s/n \pm f_{\text{OUT}}$.

图 6-343. TX Single Tone (-6 dBFS) Output Spectrum at 0.85 GHz (0- f_{DAC})




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses

图 6-344. TX Single Tone (-6 dBFS) Output Spectrum at 0.85 GHz (± 300 MHz)




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses. $\text{ILn} = f_s/n \pm f_{\text{OUT}}$.

图 6-345. TX Single Tone (-1 dBFS) Output Spectrum at 0.85 GHz (0- f_{DAC})




$f_{\text{DAC}} = 5898.24$ MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses

图 6-346. TX Single Tone (-1 dBFS) Output Spectrum at 0.85 GHz (± 300 MHz)



$f_{\text{DAC}} = 5898.24$ MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses. $\text{ILn} = f_s/n \pm f_{\text{OUT}}$ and is due to mixing with digital clocks.

图 6-347. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz (0- f_{DAC})




$f_{\text{DAC}} = 5898.24$ MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses

图 6-348. TX Single Tone (-12 dBFS) Output Spectrum at 0.85 GHz (± 300 MHz)


6.12.9 TX Typical Characteristics at 800 MHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 5898.24$ MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses. $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$ and is due to mixing with digital clocks.

图 6-349. TX Single Tone (-6 dBFS) Output Spectrum at 0.85 GHz ($0-f_{\text{DAC}}$)




$f_{\text{DAC}} = 5898.24$ MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses

图 6-350. TX Single Tone (-6 dBFS) Output Spectrum at 0.85 GHz (± 300 MHz)



$f_{\text{DAC}} = 5898.24$ MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses. $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$ and is due to mixing with digital clocks.

图 6-351. TX Single Tone (-1 dBFS) Output Spectrum at 0.85 GHz ($0-f_{\text{DAC}}$)




$f_{\text{DAC}} = 5898.24$ MSPS, straight mode, 0.8 GHz matching, includes PCB and cable losses

图 6-352. TX Single Tone (-1 dBFS) Output Spectrum at 0.85 GHz (± 300 MHz)


6.12.10 TX Typical Characteristics at 1.8 GHz

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{DAC} = 11796.48\text{MSPS}$, interleave mode, $A_{OUT} = -1\text{ dBFS}$, 1st Nyquist zone output, Internal PLL, $f_{REF} = 491.52\text{MSPS}$, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 1.8 GHz, Single tone, $f_{DAC} = 11.79648\text{GSPS}$, interleave mode, 40-MHz offset

图 6-353. TX Single Tone Output Noise vs Frequency and Amplitude at 1.8 GHz




TM1.1, $P_{OUT_RMS} = -13\text{ dBFS}$

图 6-354. TX 20-MHz LTE Output Spectrum at 1.8425 GHz




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-355. TX 20-MHz LTE ACPR vs Digital Level at 1.8425 GHz




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-356. TX 20-MHz LTE alt-ACPR vs Digital Level at 1.8425 GHz



Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-357. TX 20-MHz LTE alt2-ACPR vs Digital Level at 1.8425 GHz




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-358. TX 20-MHz LTE ACPR vs DSA at 1.8 GHz


6.12.10 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48\text{MSPS}$, interleave mode, $A_{\text{OUT}} = -1\text{ dBFS}$, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52\text{ MSPS}$, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-359. TX 20-MHz LTE alt-ACPR vs DSA at 1.8 GHz




Matching at 1.8 GHz, $f_{\text{DAC}} = 11.79648\text{ GSPS}$, interleave mode, normalized to output power at harmonic frequency

图 6-360. TX HD2 vs Digital Amplitude and Output Frequency at 1.8 GHz




Matching at 1.8 GHz, $f_{\text{DAC}} = 11.79648\text{ GSPS}$, interleave mode, normalized to output power at harmonic frequency

图 6-361. TX HD3 vs Digital Amplitude and Output Frequency at 1.8 GHz




$f_{\text{DAC}} = 8847.36\text{ MSPS}$, interleave mode, 1.8 GHz matching, includes PCB and cable losses. $IL_n = f_s/n \pm f_{\text{OUT}}$.

图 6-362. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz ($0-f_{\text{DAC}}$)



$f_{\text{DAC}} = 8847.36\text{ MSPS}$, interleave mode, 1.8 GHz matching, includes PCB and cable losses

图 6-363. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz ($\pm 300\text{ MHz}$)




$f_{\text{DAC}} = 8847.36\text{ MSPS}$, interleave mode, 1.8 GHz matching, includes PCB and cable losses. $IL_n = f_s/n \pm f_{\text{OUT}}$.

图 6-364. TX Single Tone (-6 dBFS) Output Spectrum at 1.8 GHz ($0-f_{\text{DAC}}$)


6.12.10 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48\text{MSPS}$, interleave mode, $A_{\text{OUT}} = -1\text{ dBFS}$, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52\text{ MSPS}$, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36\text{ MSPS}$, interleave mode, 1.8 GHz matching, includes PCB and cable losses

图 6-365. TX Single Tone (-6 dBFS) Output Spectrum at 1.8 GHz ($\pm 300\text{ MHz}$)




$f_{\text{DAC}} = 8847.36\text{ MSPS}$, interleave mode, 1.8 GHz matching, includes PCB and cable losses. $IL_n = f_s/n \pm f_{\text{OUT}}$.

图 6-366. TX Single Tone (-1 dBFS) Output Spectrum at 1.8 GHz ($0-f_{\text{DAC}}$)




$f_{\text{DAC}} = 8847.36\text{ MSPS}$, interleave mode, 1.8 GHz matching, includes PCB and cable losses

图 6-367. TX Single Tone (-1 dBFS) Output Spectrum at 1.8 GHz ($\pm 300\text{ MHz}$)




$f_{\text{DAC}} = 8847.36\text{ MSPS}$, straight mode, 1.8 GHz matching, includes PCB and cable losses. $IL_n = f_s/n \pm f_{\text{OUT}}$ and is due to mixing with digital clocks.

图 6-368. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz ($0-f_{\text{DAC}}$)



$f_{\text{DAC}} = 8847.36\text{ MSPS}$, straight mode, 1.8 GHz matching, includes PCB and cable losses

图 6-369. TX Single Tone (-12 dBFS) Output Spectrum at 1.8 GHz ($\pm 300\text{ MHz}$)




$f_{\text{DAC}} = 8847.36\text{ MSPS}$, straight mode, 1.8 GHz matching, includes PCB and cable losses. $IL_n = f_s/n \pm f_{\text{OUT}}$ and is due to mixing with digital clocks.

图 6-370. TX Single Tone (-6 dBFS) Output Spectrum at 1.8 GHz ($0-f_{\text{DAC}}$)


6.12.10 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48\text{MSPS}$, interleave mode, $A_{\text{OUT}} = -1\text{ dBFS}$, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52\text{ MSPS}$, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36\text{ MSPS}$, straight mode, 1.8 GHz matching, includes PCB and cable losses

图 6-371. TX Single Tone (-6 dBFS) Output Spectrum at 1.8 GHz ($\pm 300\text{ MHz}$)



$f_{\text{DAC}} = 8847.36\text{ MSPS}$, straight mode, 1.8 GHz matching, includes PCB and cable losses. $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$ and is due to mixing with digital clocks.

图 6-372. TX Single Tone (-1 dBFS) Output Spectrum at 1.8 GHz ($0-f_{\text{DAC}}$)




$f_{\text{DAC}} = 8847.36\text{ MSPS}$, straight mode, 1.8 GHz matching, includes PCB and cable losses

图 6-373. TX Single Tone (-1 dBFS) Output Spectrum at 1.8 GHz ($\pm 300\text{ MHz}$)


6.12.11 TX Typical Characteristics at 2.6 GHz

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Including PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 2.6 GHz matching

图 6-374. TX Full Scale vs RF Frequency at 5898.24 MSPS




Including PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 2.6 GHz matching

图 6-375. TX Full Scale vs RF Frequency at 8847.36 MSPS




Including PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 2.6 GHz matching

图 6-376. TX Full Scale vs RF Frequency at 11796.48 MSPS




$f_{\text{DAC}} = 8847.36$ MSPS, interleave mode, including PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 2.6 GHz matching

图 6-377. TX Output Fullscale vs Output Frequency and Channel



$f_{\text{DAC}} = 8847.36$ MSPS, $A_{\text{out}} = -0.5$ dBFS, matching 2.6 GHz

图 6-378. TX Output Power vs DSA Setting and Channel at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz
Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-379. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 2.6 GHz


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz
 Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-380. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz
 Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

图 6-381. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 2.6 GHz



$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz
 Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

图 6-382. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
 Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-383. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 2.6 GHz


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
 Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-384. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
 Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

图 6-385. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 2.6 GHz



$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
 Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

图 6-386. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz
 Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-387. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 2.6 GHz


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz
 Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$
 Phase DNL spike may occur at any DSA setting.

图 6-388. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz
 Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

图 6-389. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 2.6 GHz



$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz
 Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

图 6-390. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
 Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-391. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 2.6 GHz


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
 Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-392. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz, channel with the medium variation over DSA setting at 25°C
 Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

图 6-393. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
 Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

图 6-394. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, matching at 2.6 GHz, $P_{\text{OUT}} = -13$ dBFS

图 6-395. TX Output Noise vs Channel and Attenuation at 2.6 GHz



$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, $f_{\text{CENTER}} = 2.6$ GHz, matching at 2.6 GHz, -13 dBFS each tone

图 6-396. TX IMD3 vs DSA Setting at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, $f_{\text{CENTER}} = 2.6$ GHz, matching at 2.6 GHz, -13 dBFS each tone

图 6-397. TX IMD3 vs Tone Spacing and Channel at 2.6 GHz


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, $f_{\text{CENTER}} = 2.6$ GHz, matching at 2.6 GHz, -13 dBFS each tone, worst channel, dither = 1.

图 6-398. TX IMD3 vs Tone Spacing and Temperature at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, $f_{\text{CENTER}} = 2.6$ GHz, $f_{\text{SPACING}} = 20$ MHz, dither = 1, matching at 2.6 GHz

图 6-399. TX IMD3 vs Digital Level at 2.6 GHz




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, $f_{\text{CENTER}} = 2.6$ GHz, matching at 2.6 GHz, -13 dBFS each tone

图 6-400. TX IMD3 vs Tone Spacing and Temperature




Matching at 2.6 GHz, Single tone, $f_{\text{DAC}} = 11.79648$ GSPPS, interleave mode, 40-MHz offset

图 6-401. TX Single Tone Output Noise vs Frequency and Amplitude at 2.6 GHz



TM1.1, $P_{\text{OUT_RMS}} = -13$ dBFS

图 6-402. TX 20-MHz LTE Output Spectrum at 2.6 GHz (Band 41)




Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-403. TX 20-MHz LTE ACPR vs Digital Level at 2.6 GHz


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{DAC} = 11796.48$ MSPS, interleave mode, $A_{OUT} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{REF} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-404. TX 20-MHz LTE alt-ACPR vs Digital Level at 2.6 GHz




Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-405. TX 20-MHz LTE alt2-ACPR vs Digital Level at 2.6 GHz




Matching at 2.6 GHz, single carrier 100-MHz BW TM1.1 NR

图 6-406. TX 100-MHz NR ACPR vs Digital Level at 2.6 GHz




Matching at 2.6 GHz, single carrier 100-MHz BW TM1.1 NR

图 6-407. TX 100-MHz NR alt-ACPR vs Digital Level at 2.6 GHz



Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-408. TX 20-MHz LTE ACPR vs DSA at 2.6 GHz




Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-409. TX 20-MHz LTE alt-ACPR vs DSA at 2.6 GHz


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{DAC} = 11796.48$ MSPS, interleave mode, $A_{OUT} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{REF} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 2.6 GHz, single carrier 100-MHz BW TM1.1 NR

图 6-410. TX 100-MHz NR ACPR vs DSA at 2.6 GHz




Matching at 2.6 GHz, single carrier 100-MHz BW TM1.1 NR

图 6-411. TX 100-MHz NR alt-ACPR vs DSA at 2.6 GHz




Matching at 2.6 GHz, $f_{DAC} = 11.79648$ GSPS, interleave mode, normalized to output power at harmonic frequency

图 6-412. TX HD2 vs Digital Amplitude and Output Frequency at 2.6 GHz




Matching at 2.6 GHz, $f_{DAC} = 11.79648$ GSPS, interleave mode, normalized to output power at harmonic frequency

图 6-413. TX HD3 vs Digital Amplitude and Output Frequency at 2.6 GHz



Inband = 2600 MHz \pm 600 MHz, $f_{DAC} = 12$ GSPS, not including $F_s/3$ and $F_s/4$, external clock mode, non-interleave mode

图 6-414. Two Tone Inband SFDR vs Digital Amplitude at 2.6 GHz




Inband = 2600 MHz \pm 600 MHz, $f_{DAC} = 12$ GSPS, external clock mode, non-interleave mode

图 6-415. Two Tone Inband Fixed Spurs vs Digital Amplitude at 2.6 GHz


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36$ MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses. $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$.

图 6-416. TX Single Tone (- 12 dBFS) Output Spectrum at 2.6 GHz ($0-f_{\text{DAC}}$)




$f_{\text{DAC}} = 8847.36$ MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses

图 6-417. TX Single Tone (- 12 dBFS) Output Spectrum at 2.6 GHz (± 300 MHz)




$f_{\text{DAC}} = 8847.36$ MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses. $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$.

图 6-418. TX Single Tone (- 6 dBFS) Output Spectrum at 2.6 GHz ($0-f_{\text{DAC}}$)




$f_{\text{DAC}} = 8847.36$ MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses

图 6-419. TX Single Tone (- 6 dBFS) Output Spectrum at 2.6 GHz (± 300 MHz)



$f_{\text{DAC}} = 8847.36$ MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses. $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$.

图 6-420. TX Single Tone (- 1 dBFS) Output Spectrum at 2.6 GHz ($0-f_{\text{DAC}}$)




$f_{\text{DAC}} = 8847.36$ MSPS, interleave mode, 2.6 GHz matching, includes PCB and cable losses

图 6-421. TX Single Tone (- 1 dBFS) Output Spectrum at 2.6 GHz (± 300 MHz)


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses. $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$ and is due to mixing with digital clocks.

图 6-422. TX Single Tone (-12 dBFS) Output Spectrum at 2.6 GHz (0- f_{DAC})




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses

图 6-423. TX Single Tone (-12 dBFS) Output Spectrum at 2.6 GHz (± 300 MHz)



$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses. $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$ and is due to mixing with digital clocks.

图 6-424. TX Single Tone (-6 dBFS) Output Spectrum at 2.6 GHz (0- f_{DAC})




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses

图 6-425. TX Single Tone (-6 dBFS) Output Spectrum at 2.6 GHz (± 300 MHz)


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses. $\text{IL}_n = f_s/n \pm f_{\text{OUT}}$ and is due to mixing with digital clocks.

图 6-426. TX Single Tone (-1 dBFS) Output Spectrum at 2.6 GHz ($0 - f_{\text{DAC}}$)




$f_{\text{DAC}} = 8847.36$ MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses

图 6-427. TX Single Tone (-1 dBFS) Output Spectrum at 2.6 GHz (± 300 MHz)




$f_{\text{DAC}} = 9000$ MSPS, external clock mode, non-interleave mode

图 6-428. TX Dual Tone Output Spectrum at 2.6 GHz, -7 dBFS each ($0 - f_{\text{DAC}}$)




$f_{\text{DAC}} = 9000$ MSPS, external clock mode, non-interleave mode

图 6-429. TX Dual Tone Output Spectrum at 2.6 GHz, -7 dBFS each (± 600 MHz)



$f_{\text{DAC}} = 9000$ MSPS, external clock mode, non-interleave mode

图 6-430. TX Dual Tone Output Spectrum at 2.6 GHz, -13 dBFS each ($0 - f_{\text{DAC}}$)




$f_{\text{DAC}} = 9000$ MSPS, external clock mode, non-interleave mode

图 6-431. TX Dual Tone Output Spectrum at 2.6 GHz, -13 dBFS each (± 600 MHz)


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 9000$ MSPS, external clock mode, non-interleave mode

图 6-432. TX Dual Tone Output Spectrum at 2.6 GHz, -30 dBFS each (0 - DAC)




$f_{\text{DAC}} = 9000$ MSPS, external clock mode, non-interleave mode

图 6-433. TX Dual Tone Output Spectrum at 2.6 GHz, -30dBFS each (± 600 MHz)




$f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, 2.6 GHz matching. 40-MHz offset from tone. Output Power = -1 dBFS. All supplies simultaneously at MIN, TYP, or MAX voltages.

图 6-434. TX Output Noise vs Supply Voltage at 2.6 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, 2.6 GHz matching. 40-MHz offset from tone. Output Power = -13 dBFS. All supplies simultaneously at MIN, TYP, or MAX voltages.

图 6-435. TX IMD3 vs Supply Voltage at 2.6 GHz



$f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, external clock mode

图 6-436. IMD3 vs Tone Spacing and Channel at 2.6 GHz




$f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, external clock mode

图 6-437. IMD3 vs Tone Spacing and Amplitude at 2.6 GHz


6.12.11 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, external clock mode

图 6-438. IMD3 vs Digital Amplitude and Channel at 2.6 GHz




$f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, external clock mode

图 6-439. IMD3 vs Digital Amplitude and Temperature at 2.6 GHz




$f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, external clock mode

图 6-440. IMD3 vs Digital Amplitude and Dither at 2.6 GHz




$f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, external clock mode, 50 MHz offset

图 6-441. NSD vs Digital Amplitude and Channel at 2.6 GHz



$f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, external clock mode, 50 MHz offset

图 6-442. NSD vs Digital Amplitude and Temperature at 2.6 GHz




$f_{\text{DAC}} = f_{\text{CLK}} = 9000$ MSPS, non-interleave mode

图 6-443. External Clock Additive Phase Noise at 2.6 GHz


6.12.12 TX Typical Characteristics at 3.5 GHz

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$A_{\text{out}} = -0.5$ dBFS, 3.5 GHz Matching, included PCB and cable losses

图 6-444. TX Output Power vs DSA Setting at 3.5 GHz




$A_{\text{out}} = -0.5$ dBFS, 3.5 GHz Matching, included PCB and cable losses

图 6-445. TX Output Power vs Frequency




3.5 GHz Matching, included PCB and cable losses
Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-446. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 3.5 GHz




3.5 GHz Matching, included PCB and cable losses
Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-447. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 3.5 GHz



3.5 GHz Matching, included PCB and cable losses
Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

图 6-448. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 3.5 GHz




3.5 GHz Matching, included PCB and cable losses
Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

图 6-449. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 3.5 GHz


6.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




3.5 GHz Matching, included PCB and cable losses
 Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-450. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 3.5 GHz




3.5 GHz Matching, included PCB and cable losses
 Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$. Phase DNL spike may occur at any DSA setting.

图 6-451. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 3.5 GHz



3.5 GHz Matching, included PCB and cable losses
 Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

图 6-452. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 3.5 GHz




3.5 GHz Matching, included PCB and cable losses
 Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

图 6-453. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 3.5 GHz


6.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




3.5 GHz Matching, 1TX
Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-454. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 3.5 GHz




3.5 GHz Matching, 1TX, Calibrated at 25°C
Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-455. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 3.5 GHz



3.5 GHz Matching, 1TX
Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

图 6-456. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 3.5 GHz




3.5 GHz Matching, 1TX, Calibrated at 25°C
Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

图 6-457. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 3.5 GHz


6.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




3.5 GHz Matching, 1TX
Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-458. TX Uncalibrated Differential Phase Error vs DSA setting and Temperature at 3.5 GHz




3.5 GHz Matching, 1TX, Calibrated at 25°C
Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-459. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 3.5 GHz




3.5 GHz Matching, 1TX
Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting}=0)$

图 6-460. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 3.5 GHz




3.5 GHz Matching, 1TX, Calibrated at 25°C
Integrated Phase Error = $\text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$

图 6-461. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 3.5 GHz



A. $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, matching at 3.5 GHz, $A_{\text{out}} = -13$ dBFS.

图 6-462. TX NSD vs DSA Setting at 3.5 GHz




A. $f_{\text{DAC}} = 12$ MSPS, external clock mode, non-interleave mode

图 6-463. TX NSD vs Digital Amplitude and Temperature at 3.75 GHz


6.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




A. $f_{\text{DAC}} = 12$ MSPS, external clock mode, non-interleave mode

图 6-464. TX NSD vs Digital Amplitude and Channel at 3.75 GHz




20-MHz tone spacing, 3.5 GHz Matching, -13 dBFS each tone, included PCB and cable losses

图 6-465. TX IMD3 vs DSA Setting at 3.5 GHz




20-MHz tone spacing, 3.5 GHz Matching

图 6-466. TX IMD3 vs Digital Amplitude and Channel at 3.5 GHz




50-MHz tone spacing, external clock mode, non-interleave mode

图 6-467. TX IMD3 vs Tone Spacing and Amplitude at 3.75 GHz



50-MHz tone spacing, external clock mode, non-interleave mode

图 6-468. TX IMD3 vs Tone Spacing and Channel at 3.75 GHz




50-MHz tone spacing, external clock mode, non-interleave mode

图 6-469. TX IMD3 vs Digital Amplitude and Temperature at 3.75 GHz


6.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{DAC} = 11796.48$ MSPS, interleave mode, $A_{OUT} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{REF} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




50-MHz tone spacing, external clock mode, non-interleave mode

图 6-470. TX IMD3 vs Digital Amplitude and Dither at 3.75 GHz




Inband = 3.75 GHz \pm 600 MHz, $f_{DAC} = 9$ GSPPS, external clock mode, non-interleave mode.

图 6-471. Two Tone Inband SFDR vs Digital Amplitude at 3.75 GHz



3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

图 6-472. TX 20-MHz LTE Output Spectrum at 3.5 GHz (Band 42)




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1


图 6-473. TX 100-MHz NR Output Spectrum at 3.5 GHz (Band 42)

6.12.12 TX Typical Characteristics at 3.5 GHz (continued)


Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1
图 6-474. TX 2 carrier 100-MHz NR Output Spectrum at 3.45 GHz and 3.75 GHz




3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE
图 6-475. TX 20-MHz LTE ACPR vs DSA Setting at 3.5 GHz




3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE
图 6-476. TX 20-MHz LTE alt-ACPR vs DSA Setting at 3.5 GHz



3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1
图 6-477. TX 100-MHz NR ACPR vs DSA Setting at 3.5 GHz




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1
图 6-478. TX 100-MHz NR alt-ACPR vs DSA Setting at 3.5 GHz



3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE
图 6-479. TX 20-MHz LTE ACPR vs Digital Level at 3.5 GHz


6.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{DAC} = 11796.48$ MSPS, interleave mode, $A_{OUT} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{REF} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

图 6-480. TX 20-MHz LTE alt-ACPR vs Digital Level at 3.5 GHz




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

图 6-481. TX 100-MHz NR ACPR vs Digital Level at 3.5 GHz




3.5 GHz Matching, single carrier 100-MHz BW NR TM1.1

图 6-482. TX 100-MHz NR alt-ACPR vs Digital Level at 3.5 GHz




Matching at 3.5 GHz, $f_{DAC} = 11.79648$ GSPS, interleave mode, normalized to output power at harmonic frequency

图 6-483. TX Single Tone HD2 vs Frequency and Digital Level at 3.5 GHz



Matching at 3.5 GHz, $f_{DAC} = 11.79648$ GSPS, interleave mode, normalized to output power at harmonic frequency. Dip is due to HD3 falling near DC.

图 6-484. TX Single Tone HD3 vs Frequency and Digital Level at 3.5 GHz




Matching at 3.5 GHz, $f_{DAC} = 11.79648$ GSPS, interleave mode.

图 6-485. TX Single Tone (-1 dBFS) Output Spectrum at 3.5 GHz (0 - f_{DAC})


6.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 3.5 GHz, $f_{\text{DAC}} = 11.79648$ GSPS, interleave mode.

图 6-486. TX Single Tone (-1 dBFS) Output Spectrum at 3.5 GHz (± 300 MHz)




Matching at 3.5 GHz, $f_{\text{DAC}} = 11.79648$ GSPS, interleave mode.

图 6-487. TX Single Tone (-6 dBFS) Output Spectrum at 3.5 GHz ($0-f_{\text{DAC}}$)




Matching at 3.5 GHz, $f_{\text{DAC}} = 11.79648$ GSPS, interleave mode.

图 6-488. TX Single Tone (-6 dBFS) Output Spectrum at 3.5 GHz (± 300 MHz)




Matching at 3.5 GHz, $f_{\text{DAC}} = 11.79648$ GSPS, interleave mode.

图 6-489. TX Single Tone (-12 dBFS) Output Spectrum at 3.5 GHz ($0-f_{\text{DAC}}$)



Matching at 3.5 GHz, $f_{\text{DAC}} = 11.79648$ GSPS, interleave mode.

图 6-490. TX Single Tone (-12 dBFS) Output Spectrum at 3.5 GHz (± 300 MHz)




Matching at 3.5 GHz, 50MHz tone spacing, $f_{\text{DAC}} = 12$ GSPS, non-interleave mode.

图 6-491. TX Dual Tone Output Spectrum at 3.75 GHz, -7 dBFS each ($0 - f_{\text{DAC}}$)


6.12.12 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 3.5 GHz, 50 MHz tone spacing, $f_{\text{DAC}} = 12$ GSPS, non-interleave mode.

图 6-492. TX Dual Tone Output Spectrum at 3.75 GHz, -7 dBFS each (± 600 MHz)




Matching at 3.5 GHz, 50 MHz tone spacing, $f_{\text{DAC}} = 12$ GSPS, non-interleave mode.

图 6-493. TX Dual Tone Output Spectrum at 3.75 GHz, -13 dBFS each ($0 - f_{\text{DAC}}$)




Matching at 3.5 GHz, 50 MHz tone spacing, $f_{\text{DAC}} = 12$ GSPS, non-interleave mode.

图 6-494. TX Dual Tone Output Spectrum at 3.75 GHz, -13 dBFS each (± 600 MHz)




Matching at 3.5 GHz, 50 MHz tone spacing, $f_{\text{DAC}} = 12$ GSPS, non-interleave mode.

图 6-495. TX Dual Tone Output Spectrum at 3.75 GHz, -30 dBFS each ($0 - f_{\text{DAC}}$)



Matching at 3.5 GHz, 50 MHz tone spacing, $f_{\text{DAC}} = 12$ GSPS, non-interleave mode.

图 6-496. TX Dual Tone Output Spectrum at 3.75 GHz, -30 dBFS each (± 600 MHz)




$f_{\text{DAC}} = f_{\text{CLK}} = 12$ GSPS, non-interleave mode.

图 6-497. External Clock Additive Phase Noise at 3.7 GHz


6.12.13 TX Typical Characteristics at 4.9 GHz

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Excluding PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 4.9 GHz matching

图 6-498. TX Full Scale vs RF Frequency and Channel at 11796.48 MSPS




Excluding PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 4.9 GHz matching

图 6-499. TX Full Scale vs RF Frequency and Channel at 5898.24 MSPS, Mixed Mode, 2nd Nyquist Zone




Excluding PCB and cable losses, $A_{\text{out}} = -0.5$ dBFS, DSA = 0, 4.9 GHz matching

图 6-500. TX Full Scale vs RF Frequency and Channel at 8847.36 MSPS, Mixed Mode, 2nd Nyquist Zone




$f_{\text{DAC}} = 11796.48$ MSPS, $A_{\text{out}} = -0.5$ dBFS, matching 4.9 GHz

图 6-501. TX Output Power vs DSA Setting and Channel at 4.9 GHz



$f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, matching at 4.9 GHz
Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-502. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 4.9 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, matching at 4.9 GHz
Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-503. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 4.9 GHz


6.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, matching at 4.9 GHz
 Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

图 6-504. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 4.9 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, matching at 4.9 GHz
 Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$

图 6-505. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 4.9 GHz



$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz
 Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-506. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 4.9 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz
 Differential Gain Error = $P_{\text{OUT}}(\text{DSA Setting} - 1) - P_{\text{OUT}}(\text{DSA Setting}) + 1$

图 6-507. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 4.9 GHz

6.12.13 TX Typical Characteristics at 4.9 GHz (continued)


Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz

Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$


图 6-508. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 4.9 GHz



$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz

Integrated Gain Error = $P_{\text{OUT}}(\text{DSA Setting}) - P_{\text{OUT}}(\text{DSA Setting} = 0) + (\text{DSA Setting})$


图 6-509. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 4.9 GHz



$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz

Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-510. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 4.9 GHz



$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz


Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

Phase DNL spike may occur at any DSA setting.

图 6-511. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 4.9 GHz


6.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz
Integrated Phase Error = Phase(DSA Setting) - Phase(DSA Setting = 0)

图 6-512. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 4.9 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz
Integrated Phase Error = Phase(DSA Setting) - Phase(DSA Setting = 0)

图 6-513. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 4.9 GHz



$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz
Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-514. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 4.9 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz
Differential Phase Error = $\text{Phase}_{\text{OUT}}(\text{DSA Setting} - 1) - \text{Phase}_{\text{OUT}}(\text{DSA Setting})$

图 6-515. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 4.9 GHz


6.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz
Integrated Phase Error = Phase(DSA Setting) - Phase(DSA Setting = 0)

图 6-516. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 4.9 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz
Integrated Phase Error = Phase(DSA Setting) - Phase(DSA Setting = 0)

图 6-517. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 4.9 GHz



$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz, $P_{\text{OUT}} = -13$ dBFS

图 6-518. TX Output Noise vs DSA Setting and Channel at 4.9 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz, $A_{\text{out}} = -13$ dBFS.

图 6-519. TX NSD vs Output Frequency and Digital Amplitude at 4.9 GHz (DSA = 0 dB)


6.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{DAC} = 11796.48$ MSPS, interleave mode, $A_{OUT} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{REF} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{DAC} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz, $A_{out} = -13$ dBFS.

图 6-520. TX NSD vs Output Frequency and Digital Amplitude at 4.9 GHz (DSA = 6 dB)




$f_{DAC} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz, $f_{CENTER} = 4.9\text{GHz}$, -13 dBFS each tone

图 6-521. TX IMD3 vs DSA Setting at 4.9 GHz




$f_{DAC} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz, $f_{CENTER} = 4.9\text{GHz}$, -13 dBFS each tone

图 6-522. TX IMD3 vs Tone Spacing and Channel at 4.9 GHz




$f_{DAC} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz, $f_{CENTER} = 4.9\text{GHz}$, -13 dBFS each tone, worst channel

图 6-523. TX IMD3 vs Tone Spacing and Temperature at 4.9 GHz



$f_{DAC} = 11796.48$ MSPS, interleaved mode, matching at 4.9 GHz, $f_{CENTER} = 4.9\text{GHz}$, $f_{SPACING} = 20$ MHz

图 6-524. TX IMD3 vs Digital Level at 4.9 GHz




TM1.1, $P_{OUT_RMS} = -13$ dBFS

图 6-525. TX 20-MHz LTE Output Spectrum at 4.9 GHz


6.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{DAC} = 11796.48$ MSPS, interleave mode, $A_{OUT} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{REF} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




TM1.1, $P_{OUT_RMS} = -13$ dBFS

图 6-526. TX 100-MHz NR Output Spectrum at 4.9 GHz




Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-527. TX 20-MHz LTE ACPR vs Digital Level at 4.9 GHz




Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-528. TX 20-MHz LTE alt-ACPR vs Digital Level at 4.9 GHz




Matching at 4.9 GHz, single carrier 100-MHz BW TM1.1 NR

图 6-529. TX 100-MHz NR ACPR vs Digital Level at 4.9 GHz



Matching at 4.9 GHz, single carrier 100-MHz BW TM1.1 NR

图 6-530. TX 100-MHz NR alt-ACPR vs Digital Level at 4.9 GHz




Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-531. TX 20-MHz LTE ACPR vs DSA at 4.9 GHz


6.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, $A_{\text{OUT}} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{\text{REF}} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

图 6-532. TX 20-MHz LTE alt-ACPR vs DSA at 4.9 GHz




Matching at 4.9 GHz, single carrier 100-MHz BW TM1.1 NR

图 6-533. TX 100-MHz NR ACPR vs DSA at 4.9 GHz




Matching at 4.9 GHz, single carrier 100-MHz BW TM1.1 NR

图 6-534. TX 100-MHz NR alt-ACPR vs DSA at 4.9 GHz




Matching at 4.9 GHz, $f_{\text{DAC}} = 11.79648$ GSPS, interleave mode, normalized to output power at harmonic frequency

图 6-535. TX HD2 vs Digital Amplitude and Output Frequency at 4.9 GHz



Matching at 4.9 GHz, $f_{\text{DAC}} = 11.79648$ GSPS, interleave mode, normalized to output power at harmonic frequency

图 6-536. TX HD3 vs Digital Amplitude and Output Frequency at 4.9 GHz




$f_{\text{DAC}} = 11796.48$ MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses. $ILn = f_s/n \pm f_{\text{OUT}}$.

图 6-537. TX Single Tone (-1 dBFS) Output Spectrum at 4.9 GHz ($0-f_{\text{DAC}}$)


6.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{DAC} = 11796.48$ MSPS, interleave mode, $A_{OUT} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{REF} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




$f_{DAC} = 11796.48$ MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses

图 6-538. TX Single Tone (-1 dBFS) Output Spectrum at 4.9 GHz (± 300 MHz)




$f_{DAC} = 11796.48$ MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses. $IL_n = f_s/n \pm f_{OUT}$.

图 6-539. TX Single Tone (-6 dBFS) Output Spectrum at 4.9 GHz ($0-f_{DAC}$)




$f_{DAC} = 11796.48$ MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses

图 6-540. TX Single Tone (-6 dBFS) Output Spectrum at 4.9 GHz (± 300 MHz)



$f_{DAC} = 11796.48$ MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses. $IL_n = f_s/n \pm f_{OUT}$.

图 6-541. TX Single Tone (-12 dBFS) Output Spectrum at 4.9 GHz ($0-f_{DAC}$)



$f_{DAC} = 11796.48$ MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses

图 6-542. TX Single Tone (-12 dBFS) Output Spectrum at 4.9 GHz (± 300 MHz)

6.12.13 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 491.52 MSPS, $f_{DAC} = 11796.48$ MSPS, interleave mode, $A_{OUT} = -1$ dBFS, 1st Nyquist zone output, Internal PLL, $f_{REF} = 491.52$ MSPS, 24x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated




TM1.1, $P_{OUT_RMS} = -13$ dBFS

6-543. TX 20-MHz LTE Error Vector Magnitude at 4.9 GHz


6.12.14 TX Typical Characteristics at 7.1 GHz

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS, $f_{DAC} = 9000$ MSPS, non-interleave mode, $A_{OUT} = -1$ dBFS, 2nd Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




Excluding PCB and cable losses

图 6-544. TX Full Scale vs RF Frequency and Channel




Excluding PCB and cable losses

图 6-545. TX Full Scale vs Temperature and Channel at 7.1 GHz




Excluding PCB and cable losses

图 6-546. TX Full Scale vs DSA Setting and Channel at 7.1 GHz




Differential Gain Error = Gain(DSA Setting - 1) - Gain(DSA Setting)

图 6-547. Uncalibrated Differential Gain Error vs Channel at 7.1 GHz



Differential Gain Error = Gain(DSA Setting - 1) - Gain(DSA Setting)

图 6-548. Uncalibrated Differential Gain Error vs Temperature at 7.1 GHz




Differential Gain Error = Gain(DSA Setting - 1) - Gain(DSA Setting)

图 6-549. Calibrated Differential Gain Error vs Channel at 7.1 GHz


6.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS, $f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, $A_{\text{OUT}} = -1$ dBFS, 2nd Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




Differential Gain Error = Gain(DSA Setting - 1) - Gain(DSA Setting)

图 6-550. Calibrated Differential Gain Error vs Temperature at 7.1 GHz




Integrated Gain Error = Gain(DSA Setting) - Gain(DSA Setting = 0).

图 6-551. Uncalibrated Integrated Gain Error vs Channel at 7.1 GHz




Integrated Gain Error = Gain(DSA Setting) - Gain(DSA Setting = 0).

图 6-552. Uncalibrated Integrated Gain Error vs Temperature at 7.1 GHz




Integrated Gain Error = Gain(DSA Setting) - Gain(DSA Setting = 0).

图 6-553. Calibrated Integrated Gain Error vs Channel at 7.1 GHz



Integrated Gain Error = Gain(DSA Setting) - Gain(DSA Setting = 0).

图 6-554. Calibrated Integrated Gain Error vs Temperature at 7.1 GHz




Differential Phase Error = Phase(DSA Setting - 1) - Phase(DSA Setting)

图 6-555. Uncalibrated Differential Phase Error vs Channel at 7.1 GHz


6.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS, $f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, $A_{\text{OUT}} = -1$ dBFS, 2nd Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




$$\text{Differential Phase Error} = \text{Phase}(\text{DSA Setting} - 1) - \text{Phase}(\text{DSA Setting})$$

图 6-556. Uncalibrated Differential Phase Error vs Temperature at 7.1 GHz




$$\text{Differential Phase Error} = \text{Phase}(\text{DSA Setting} - 1) - \text{Phase}(\text{DSA Setting})$$

图 6-557. Calibrated Differential Phase Error vs Channel at 7.1 GHz




$$\text{Differential Phase Error} = \text{Phase}(\text{DSA Setting} - 1) - \text{Phase}(\text{DSA Setting})$$

图 6-558. Calibrated Differential Phase Error vs Temperature at 7.1 GHz




$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

图 6-559. Uncalibrated Integrated Phase Error vs Channel at 7.1 GHz



$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

图 6-560. Uncalibrated Integrated Phase Error vs Temperature at 7.1 GHz




$$\text{Integrated Phase Error} = \text{Phase}(\text{DSA Setting}) - \text{Phase}(\text{DSA Setting} = 0)$$

图 6-561. Calibrated Integrated Phase Error vs Channel at 7.1 GHz


6.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS, $f_{DAC} = 9000$ MSPS, non-interleave mode, $A_{OUT} = -1$ dBFS, 2nd Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




Integrated Phase Error = Phase(DSA Setting) - Phase(DSA Setting = 0)

图 6-562. Calibrated Integrated Phase Error vs Temperature at 7.1 GHz




Tone spacing = 50 MHz

图 6-563. IMD3 vs Digital Amplitude and Channel at 7.1 GHz




Tone spacing = 50 MHz

图 6-564. IMD3 vs Digital Amplitude and Temperature at 7.1 GHz




Tone spacing = 50 MHz

图 6-565. IMD3 vs DSA Setting and Channel at 7.1 GHz



Tone spacing = 50 MHz

图 6-566. IMD3 vs DSA Setting and Digital Amplitude at 7.1 GHz



Tone spacing = 50 MHz

图 6-567. IMD3 vs DSA Setting and Temperature at 7.1 GHz

6.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS, $f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, $A_{\text{OUT}} = -1$ dBFS, 2nd Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




图 6-568. IMD3 vs Tone Spacing and Channel at 7.1 GHz




图 6-569. IMD3 vs Tone Spacing and Digital Amplitude at 7.1 GHz






图 6-570. IMD3 vs Tone Spacing and Temperature at 7.1 GHz




Tone at -12 dBFS, 50 MHz offset from tone

图 6-571. NSD vs DSA Setting and Channel at 7.1 GHz



50 MHz offset from tone

图 6-572. NSD vs DSA Setting and Amplitude at 7.1 GHz




Tone at -12 dBFS, 50 MHz offset from tone

图 6-573. NSD vs DSA Setting and Temperature at 7.1 GHz


6.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS, $f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, $A_{\text{OUT}} = -1$ dBFS, 2nd Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




50 MHz offset from tone

图 6-574. NSD vs Digital Amplitude and Channel at 7.1 GHz



50 MHz offset from tone

图 6-575. NSD vs Digital Amplitude and Temperature at 7.1 GHz



50 MHz tone spacing, inband = 7100 MHz \pm 200 MHz, excluding IMD3 components separately

图 6-576. Two Tone Inband SFDR vs Output Amplitude at 7.1 GHz




图 6-577. Single Tone Output Spectrum at 7.1 GHz, -1 dBFS (Nyquist)




图 6-578. Single Tone Output Spectrum at 7.1 GHz, -1 dBFS (narrow span)




图 6-579. Single Tone Output Spectrum at 7.1 GHz, -6 dBFS (Nyquist)

6.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS, $f_{DAC} = 9000$ MSPS, non-interleave mode, $A_{OUT} = -1$ dBFS, 2nd Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




图 6-580. Single Tone Output Spectrum at 7.1 GHz, -6 dBFS (narrow span)




图 6-581. Single Tone Output Spectrum at 7.1 GHz, -12 dBFS (Nyquist)






图 6-582. Single Tone Output Spectrum at 7.1 GHz, -12 dBFS (narrow span)




50 MHz Tone Spacing

图 6-583. Two Tone Output Spectrum at 7.1 GHz, -7 dBFS each (Nyquist)



50 MHz Tone Spacing

图 6-584. Two Tone Output Spectrum at 7.1 GHz, -7 dBFS each (narrow band)




50 MHz Tone Spacing

图 6-585. Two Tone Output Spectrum at 7.1 GHz, -13 dBFS each (Nyquist)


6.12.14 TX Typical Characteristics at 7.1 GHz (continued)

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, TX input data rate = 500 MSPS, $f_{\text{DAC}} = 9000$ MSPS, non-interleave mode, $A_{\text{OUT}} = -1$ dBFS, 2nd Nyquist zone output, External clock mode, 18x Interpolation, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 7.1 GHz matching.




50 MHz Tone Spacing

图 6-586. Two Tone Output Spectrum at 7.1 GHz, -13 dBFS each (narrow span)



50 MHz Tone Spacing

图 6-587. Two Tone Output Spectrum at 7.1 GHz, -30 dBFS each (Nyquist)



50 MHz Tone Spacing

图 6-588. Two Tone Output Spectrum at 7.1 GHz, -30 dBFS each (narrow span)





图 6-589. External Clock Additive Phase Noise at 7.1 GHz

6.12.15 PLL and Clock Typical Characteristics

Typical values at $T_A = +25^\circ\text{C}$ with nominal supplies. Unless otherwise noted, $f_{\text{REF}} = 491.52 \text{ MHz}$, Phase noise measured at TX output



measured at TX output, normalized to 12GHz by $20 \cdot \log_{10}(12\text{GHz}/F_{\text{OUT}})$

图 6-590. Phase Noise vs Offset Frequency for PLL and External Clock at 12GHz






图 6-591. RX Additive Phase Noise at 9.61GHz




PLL enabled, $f_{\text{REF}} = 491.52\text{MSPS}$, measured at 2TXOUT

图 6-592. Phase Noise vs Offset Frequency and f_{VCO} at $f_{\text{OUT}} = 2610 \text{ MHz}$




PLL enabled, $f_{\text{VCO}} = 11796.48 \text{ MHz}$, $f_{\text{REF}} = 491.52\text{MSPS}$, measured at 2TXOUT

图 6-593. Phase Noise for 12-GHz VCO vs Offset Frequency and Temperature at $f_{\text{OUT}} = 1910 \text{ MHz}$




PLL enabled, $f_{\text{VCO}} = 11796.48 \text{ MHz}$, $f_{\text{REF}} = 491.52\text{MSPS}$, measured at 2TXOUT

图 6-594. Phase Noise for 12-GHz VCO vs Offset Frequency and f_{OUT} at 25°C




PLL enabled, $f_{\text{VCO}} = 11796.48 \text{ MHz}$, $f_{\text{REF}} = 491.52\text{MSPS}$, measured at 2TXOUT

图 6-595. Phase Noise for 12-GHz VCO vs Offset Frequency and f_{OUT} at -40°C




PLL enabled, $f_{VCO} = 11796.48$ MHz, $f_{REF} = 491.52$ MSPS, measured at 2TXOUT

图 6-596. Phase Noise for 12-GHz VCO vs Offset Frequency and f_{OUT} at 110°C




PLL enabled, $f_{VCO} = 11796.48$ MHz, $f_{REF} = 491.52$ MSPS, measured at 2TXOUT

图 6-597. Phase Noise for 12-GHz VCO vs Offset Frequency and CP Setting at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 11796.48$ MHz, 1-kHz to 100-MHz, single-sided integration bandwidth, measured at 2TXOUT

图 6-598. Integrated Phase Noise for 12-GHz VCO vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 11796.48$ MHz, measured at 2TXOUT

图 6-599. Phase Noise for 12-GHz VCO at 600kHz Offset vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




A. PLL enabled, $f_{VCO} = 11796.48$ MHz, measured at 2TXOUT

图 6-600. Phase Noise for 12-GHz VCO at 800-kHz Offset vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 11796.48$ MHz, measured at 2TXOUT

图 6-601. Phase Noise for 12-GHz VCO at 1-MHz Offset vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 11796.48$ MHz, measured at 2TXOUT

图 6-602. Phase Noise for 12-GHz VCO at 1.8-MHz Offset vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 11796.48$ MHz, measured at 2TXOUT

图 6-603. Phase Noise for 12-GHz VCO at 5-MHz Offset vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 11796.48$ MHz, measured at 2TXOUT

图 6-604. Phase Noise for 12-GHz VCO at 50-MHz Offset vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 9830.4$ MHz, $f_{REF} = 491.52$ MSPS, measured at 2TXOUT

图 6-605. Phase Noise for 10-GHz VCO vs Offset Frequency and Temperature at $f_{OUT} = 1910$ MHz




PLL enabled, $f_{VCO} = 9830.4$ MHz, $f_{REF} = 491.52$ MSPS, measured at 2TXOUT

图 6-606. Phase Noise for 10-GHz VCO vs Offset Frequency and f_{OUT} at 25°C




PLL enabled, $f_{VCO} = 9830.4$ MHz, $f_{REF} = 491.52$ MSPS, measured at 2TXOUT

图 6-607. Phase Noise for 10-GHz VCO vs Offset Frequency and f_{OUT} at -40°C




PLL enabled, $f_{VCO} = 9830.4$ MHz, $f_{REF} = 491.52$ MSPS, measured at 2TXOUT

图 6-608. Phase Noise for 10-GHz VCO vs Offset Frequency and f_{OUT} at 110°C




PLL enabled, $f_{VCO} = 9830.4$ MHz, 1-kHz to 100-MHz, single-sided integration bandwidth, measured at 2TXOUT

图 6-609. Integrated Phase Noise for 10-GHz VCO vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 9830.4$ MHz, measured at 2TXOUT

图 6-610. Phase Noise for 10-GHz VCO at 600 kHz vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 9830.4$ MHz, measured at 2TXOUT

图 6-611. Phase Noise for 10-GHz VCO at 800 kHz vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 9830.4$ MHz, measured at 2TXOUT

图 6-612. Phase Noise for 10-GHz VCO at 1 MHz vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 9830.4$ MHz, measured at 2TXOUT

图 6-613. Phase Noise for 10-GHz VCO at 1.8 MHz vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 9830.4$ MHz, measured at 2TXOUT

图 6-614. Phase Noise for 10-GHz VCO at 5 MHz vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 9830.4$ MHz, measured at 2TXOUT

图 6-615. Phase Noise for 10-GHz VCO at 50 MHz vs Temperature and f_{REF} at $f_{OUT} = 2.6$ GHz




PLL enabled, $f_{VCO} = 8847.36$ MHz, $f_{REF} = 491.52$ MSPS, measured at 2TXOUT

图 6-616. Phase Noise for 9-GHz VCO vs Offset Frequency and Temperature at $f_{OUT} = 1910$ MHz




PLL enabled, $f_{VCO} = 8847.36$ MHz, $f_{REF} = 491.52$ MSPS, measured at 2TXOUT

图 6-617. Phase Noise for 9-GHz VCO vs Offset Frequency and f_{OUT} at 25°C




PLL enabled, $f_{VCO} = 8847.36$ MHz, $f_{REF} = 491.52$ MSPS, measured at 2TXOUT

图 6-618. Phase Noise for 9-GHz VCO vs Offset Frequency and f_{OUT} at -40°C




PLL enabled, $f_{VCO} = 8847.36$ MHz, $f_{REF} = 491.52$ MSPS, measured at 2TXOUT

图 6-619. Phase Noise for 9-GHz VCO vs Offset Frequency and f_{OUT} at 110°C



PLL enabled, $f_{VCO} = 8847.36 \text{ MHz}$, $f_{REF} = 491.52 \text{ MSPS}$, minimum LPF BW, measured at 2TXOUT

图 6-620. Phase Noise for 9-GHz VCO vs Temperature Over Offset Frequency at $f_{OUT} = 2.6 \text{ GHz}$



PLL enabled, $f_{VCO} = 7864.32 \text{ MHz}$, $f_{REF} = 491.52 \text{ MSPS}$, measured at 2TXOUT

图 6-621. Phase Noise for 8-GHz VCO vs Offset Frequency and Temperature at $f_{OUT} = 1910 \text{ MHz}$

7 Device and Documentation Support

7.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

7.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

7.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

7.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

7.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|------------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| AFE7903IABJ | ACTIVE | FCBGA | ABJ | 400 | 90 | RoHS & Green | SNAGCU | Level-3-260C-168 HR | -40 to 85 | AFE7903I | Samples |
| AFE7903IALK | ACTIVE | FCBGA | ALK | 400 | 90 | Non-RoHS & Green | Call TI | Level-3-220C-168 HR | -40 to 85 | AFE7903 SNPB | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TRAY


Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | Unit array matrix | Max temperature (°C) | L (mm) | W (mm) | K0 (µm) | P1 (mm) | CL (mm) | CW (mm) |
|-------------|--------------|--------------|------|-----|-------------------|----------------------|--------|--------|---------|---------|---------|---------|
| AFE7903IABJ | ABJ | FCBGA | 400 | 90 | 6 x 15 | 150 | 315 | 135.9 | 7620 | 19.5 | 21 | 19.2 |
| AFE7903IABJ | ABJ | FCBGA | 400 | 90 | 6 x 15 | 150 | 315 | 135.9 | 7620 | 19.5 | 21 | 19.2 |
| AFE7903IALK | ALK | FCBGA | 400 | 90 | 6 x 15 | 150 | 315 | 135.9 | 7620 | 19.5 | 21 | 19.2 |
| AFE7903IALK | ALK | FCBGA | 400 | 90 | 6 x 15 | 150 | 315 | 135.9 | 7620 | 19.5 | 21 | 19.2 |


ABJ0400A



PACKAGE OUTLINE

FCBGA - 2.65 mm max height

BALL GRID ARRAY



4221311/D 03/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
5. The lids are electrically floating (e.g. not tied to GND).

EXAMPLE BOARD LAYOUT


ABJ0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS
NOT TO SCALE

4221311/D 03/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).

EXAMPLE STENCIL DESIGN

ABJ0400A



FCBGA - 2.65 mm max height

BALL GRID ARRAY



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
5. Pb-Free die bump and SnPb solder ball.
6. The lids are electrically floating (e.g. not tied to GND).

EXAMPLE BOARD LAYOUT


ALK0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS
NOT TO SCALE

4225930/C 03/2023

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).

EXAMPLE STENCIL DESIGN

ALK0400A

FCBGA - 2.65 mm max height

BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.15 mm THICK STENCIL
SCALE:6X

4225930/C 03/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司