

# CC2674P10 SimpleLink™ High-Performance Multiprotocol 2.4GHz Wireless MCU with **Integrated Power Amplifier**

#### 1 Features

#### Wireless microcontroller

- Powerful 48MHz Arm® Cortex®-M33 processor with TrustZone®
- FPU and DSP extension
- 1024kB flash program memory
- 8kB of cache SRAM
- 256kB of ultra-low leakage SRAM with parity for high-reliability operation
  - 32kB of additional SRAM if parity is disabled
- Dynamic multiprotocol manager (DMM) driver
- Programmable radio includes support for 2-(G)FSK, 4-(G)FSK, MSK, Bluetooth® 5.3 Low Energy, IEEE 802.15.4 PHY, and MAC
- Supports over-the-air update (OTA)

#### Ultra-low power sensor controller

- Autonomous MCU with 4kB of SRAM
- Sample, store, and process sensor data
- Fast wake-up for low-power operation
- Software defined peripherals; capacitive touch, flow meter, LCD

#### Low power consumption

- MCU consumption:
  - 4.0mA active mode, CoreMark®
  - 83µA/MHz running CoreMark<sup>®</sup>
  - 1.19µA standby mode, RTC, 256kB SRAM
  - 0.13µA shutdown mode, wake-up on pin
- Ultra-low-power sensor controller consumption
  - 32µA in 2MHz mode
  - 849µA in 24MHz mode
- Radio consumption:
  - 6.4mA RX at 2.4GHz
  - 25mA TX at +10dBm at 2.4GHz
  - 102mA TX at +20dBm at 2.4GHz
  - 6.9mA TX at 0dBm at 2.4GHz

#### Wireless protocol support

- Thread, Zigbee®, Matter
- Bluetooth® 5.3 Low Energy
- **6LoWPAN**
- **Proprietary Systems**

#### **High-performance radio**

- -105dBm for Bluetooth® Low Energy 125kbps
- -105dBm for IEEE 802.15.4-2006 2.4GHz OQPSK (coherent modem)

 Output power up to +20dBm with temperature compensation

#### Regulatory compliance

- Designed for systems targeting compliance with these standards:
  - EN 300 328, EN 300 440 Cat. 2 and 3
  - FCC CFR47 Part 15
  - ARIB STD-T66

#### MCU peripherals

- Most digital peripherals can be routed to any GPIO
- Four 32-bit or eight 16-bit general-purpose timers
- 12-bit SAR ADC, 200ksps, 8 channels
- 8-bit DAC
- Two comparators
- Programmable current source
- Four UART, four SPI, two I<sup>2</sup>C, one I<sup>2</sup>S
- Real-time clock (RTC)
- Integrated temperature and battery monitor

### Security enablers

- Supports secure boot
- Supports secure key storage and device ID
- Arm® TrustZone® for a trusted execution environment
- AES 128-bit and 256-bit cryptographic accelerator
- Public key accelerator
- SHA2 accelerator (full suite up to SHA-512)
- True random number generator (TRNG)
- Secure debug lock
- Software anti-rollback protection

#### **Development tools and software**

- LP-EM-CC1354P10-6 for dual-band and +10dBm output power on 2.4GHz
- LP-XDS110, LP-XDS110ET or TMDSEMU110-U (with TMDSEMU110-ETH add-on) Debug Probe
- SimpleLink™ LOWPOWER F2 Software Development Kit (SDK)
- SmartRF™ Studio for simple radio configuration
- Sensor Controller Studio for building low-power sensing applications
- SysConfig system configuration tool

#### Operating range

- On-chip buck DC/DC converter
- 1.8V to 3.8V single supply voltage
- -40°C to +105°C



#### **Package**

- 7mm × 7mm RGZ VQFN48 (26 GPIOs)
- 8mm × 8mm RSK VQFN64 (42 GPIOs)
- RoHS-compliant package

# 2 Applications

- 2400MHz to 2480MHz ISM and SRD systems <sup>1</sup> with down to 4kHz of receive bandwidth
- Building automation
  - Building security systems—motion detector, electronic smart lock, door and window sensor, garage door system, gateway
  - HVAC—thermostat, wireless environmental sensor, HVAC system controller, gateway
  - Fire safety system—smoke and heat detector, fire alarm control panel (FACP)
  - Video surveillance—IP network camera
  - Elevators and escalators—elevator main control panel for elevators and escalators
- Industrial transportation—asset tracking
- Factory automation and control

#### Medical

- Personal care and fitness
- Patient monitoring and diagnostics—medical sensor patches, multiparameter patient monitor
- Medical equipment
- Home healthcare—blood glucose monitor, pulse oximeter
- Electronic point of sale (EPOS)—Electronic Shelf Label (ESL)
- Communication equipment
  - Wired networking—wireless LAN or Wi-Fi access points, edge router
- Personal electronics
  - Portable electronics—RF smart remote control
  - Home theater and entertainment—smart speakers, smart display, set-top box
  - Connected peripherals—consumer wireless module, pointing devices, keyboards and keypads
  - Gaming—electronic and robotic toys
  - Wearables (non-medical)—smart trackers, smart clothing

## 3 Description

The SimpleLink™ CC2674P10 device is a multiprotocol and multiband 2.4GHz wireless microcontroller (MCU) supporting Thread, Zigbee, Bluetooth® 5.3 Low Energy, IEEE 802.15.4, IPv6-enabled smart objects (6LoWPAN), proprietary systems, including the TI 15.4-Stack (2.4GHz), and concurrent multiprotocol through a Dynamic Multiprotocol Manager (DMM) driver. The device is optimized for low-power wireless communication and advanced sensing in building security systems, HVAC, medical, wired networking, portable electronics, and home theater & entertainment markets. The highlighted features of this device include:

- Arm® TrustZone® based secure key storage, device ID, and trusted functions support
- Wide flexibility of protocol stack support in the SimpleLink LOWPOWER F2 Software Development Kit (SDK)
- Longer battery life wireless applications with low standby current of 0.92µA with full 256kB SRAM retention
- Enablement of long-range and low-power applications using integrated +20dBm high-power amplifier with best-in-class transmit current consumption at 101mA for 2.4GHz operation
- Low SER (Soft Error Rate) FIT (Failure-in-time) for long operation lifetime with no disruption for industrial markets with always-on SRAM parity against corruption due to potential radiation events
- Dedicated software-controlled radio controller (Arm® Cortex®-M0) providing flexible low-power RF transceiver capability to support multiple physical layers and RF standards
- Excellent radio sensitivity and robustness (selectivity and blocking) performance for *Bluetooth* <sup>®</sup> Low Energy (–105dBm for 125kbps LE Coded PHY)

The CC2674P10 device is part of the SimpleLink™ MCU platform, which consists of Wi-Fi®, Bluetooth® Low Energy, Thread, Zigbee®, Sub-1GHz MCUs, and host MCUs that all share a common, easy-to-use development environment with a single core software development kit (SDK) and rich tool set. A one-time integration of the SimpleLink™ platform enables you to add any combination of the portfolio's devices into your design, allowing 100 percent code reuse when your design requirements change. For more details, see the SimpleLink MCU platform.

In addition to the software compatibility, within the multiband wireless MCUs, there is pin-to-pin compatibility from 352kB of flash up to 1MB of flash in the 7mm × 7mm QFN package for maximum design scalability. For more information on Tl's 2.4GHz devices, see <a href="https://www.ti.com/bluetooth">www.ti.com/bluetooth</a>.


See RF Core for additional details on supported protocol standards, modulation formats, and data rates.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE
CC2674P106T0RGZR	VQFN (48)	7.00mm × 7.00mm
CC2674P106T0RSKR	VQFN (64)	8.00mm × 8.00mm

(1) For more information, see the Mechanical, Packaging, and Orderable addendum.

# **4 Functional Block Diagram**



CC2674P10 Block Diagram



# **Table of Contents**

1 Features1	
2 Applications2	
3 Description2	
4 Functional Block Diagram3	
5 Device Comparison5	
6 Pin Configuration and Functions6	
6.1 Pin Diagram—RGZ Package (Top View)6	
6.2 Signal Descriptions—RGZ Package7	
6.3 Connections for Unused Pins and Modules—	
RGZ Package8	
6.4 Pin Diagram—RSK Package (Top View)9	
6.5 Signal Descriptions—RSK Package10	
6.6 Connection of Unused Pins and Module—RSK	
Package12	
7 Specifications13	
7.1 Absolute Maximum Ratings13	
7.2 ESD Ratings	
7.3 Recommended Operating Conditions13	
7.4 3VModules	
7.5 Power Consumption—Power Modes14	
7.6 Power Consumption—Radio Modes15	
7.7 Nonvolatile (Flash) Memory Characteristics 15	
7.8 Thermal Resistance Characteristics	
7.9 RF Frequency Bands16	
7.10 Bluetooth Low Energy—Receive (RX)16	
7.11 Bluetooth Low Energy—Transmit (TX)19	
7.12 Zigbee and Thread - IEEE 802.15.4-2006	
2.4GHz (OQPSK DSSS1:8, 250kbps)—RX20	
7.13 Zigbee and Thread - IEEE 802.15.4–2006	
2.4GHz (OQPSK DSSS1:8, 250kbps)—TX21	
7.14 Timing and Switching Characteristics	
7.15 Peripheral Characteristics28	

	7.16 Typical Characteristics	36
8	Detailed Description	47
	8.1 Overview	. 47
	8.2 System CPU	. 47
	8.3 Radio (RF Core)	
	8.4 Memory	
	8.5 Sensor Controller	49
	8.6 Cryptography	
	8.7 Timers	
	8.8 Serial Peripherals and I/O	
	8.9 Battery and Temperature Monitor	
	8.10 µDMA	
	8.11 Debug	
	8.12 Power Management	
	8.13 Clock Systems	
	8.14 Network Processor	
9	Application, Implementation, and Layout	. 56
	9.1 Reference Designs	
	9.2 Junction Temperature Calculation	57
10	Device and Documentation Support	
	10.1 Device Nomenclature	
	10.2 Tools and Software	. 58
	10.3 Documentation Support	. 61
	10.4 Support Resources	
	10.5 Trademarks	
	10.6 Electrostatic Discharge Caution	62
	10.7 Glossary	
11	1 Revision History	. 63
	2 Mechanical, Packaging, and Orderable	
	Information	
	12.1 Packaging Information	. 64



# **5 Device Comparison**

				F	RADIO	SUP	PORT	Ī							PA	CKA	GE S	ΙΖΕ		
DEVICE	Sub-1GHz Prop.	2.4GHz Prop.	Wireless M-Bus	mioty	Wi-SUN®	Sidewalk	Bluetooth® LE	Zigbee	Thread	Multiprotocol	+20dBm PA	FLASH (kB)	RAM + CACHE (kB)	GPIO	4 × 4mm VQFN (24)	4 × 4mm VQFN (32)	5 × 5mm VQFN (32)	5 × 5mm VQFN (40)	7 × 7mm VQFN (48)	8 × 8mm VQFN (64)
CC1310	1		√	~								32-128	16-20 + 8	10– 30		√	√		√	
CC1311R3	<b>V</b>		<b>V</b>	<b>V</b>								352	32 + 8	22– 30				√	√	
CC1311P3	√		√	√							√	352	32 + 8	26					√	
CC1312R	√		√	√	√							352	80 + 8	30					√	
CC1312R7	√		√	√	√	√				<b>V</b>		704	144 + 8	30					√	
CC1314R10	<b>√</b>		√	√	√	√				<b>V</b>		1024	256 + 8	30-46					√	√
CC1352R	<b>√</b>	<b>√</b>	√	<b>V</b>	√		1	√	√	<b>V</b>		352	80 + 8	28					√	
CC1354R10	√	<b>V</b>	√	√	√		1	√	√	<b>V</b>		1024	256 + 8	28-42					√	√
CC1352P	√	<b>√</b>	√	1	√		<b>V</b>	1	√	<b>V</b>	√	352	80 + 8	26					√	
CC1352P7	√	<b>√</b>	√	1	√	√	√	√	√	<b>V</b>	√	704	144 + 8	26					√	
CC1354P10	√	√	<b>V</b>	<b>V</b>	1	√	√	√	√	√	1	1024	256 + 8	26– 42					√	1
CC2340R2		√					<b>V</b>	√				256	28	12	1					
CC2340R5 (1)		1					√	√	1			512	36	12– 26	√			√		
CC2340R5-Q1							√					512	36	19			√			
CC2640R2F							√					128	20 + 8	10– 31		1	√		√	
CC2642R							1					352	80 + 8	31					√	
CC2642R-Q1							√					352	80 + 8	31					√	
CC2651R3		<b>V</b>					√	√				352	32 + 8	23– 31				√	√	
CC2651P3		<b>V</b>					√	√			√	352	32 + 8	22– 26				√	√	
CC2652R		√					1	√	√	<b>V</b>		352	80 + 8	31					√	
CC2652RB		√					<b>√</b>	1	1	<b>V</b>		352	80 + 8	31					√	
CC2652R7		<b>√</b>					1	√	√	<b>√</b>		704	144 + 8	31					√	
CC2652P		√					1	√	√	<b>V</b>	1	352	80 + 8	26					√	
CC2652P7		√					1	√	√	<b>V</b>	1	704	144 + 8	26					√	
CC2674R10		√					√	<b>V</b>	1	1		1024	256 + 8	31– 45					<b>V</b>	<b>V</b>
CC2674P10		√					<b>V</b>	<b>V</b>	1	√	<b>V</b>	1024	256 + 8	26– 45					1	<b>V</b>

<sup>(1)</sup> Thread support enabled by a future software update



## 6 Pin Configuration and Functions

## 6.1 Pin Diagram—RGZ Package (Top View)




Figure 6-1. RGZ (7mm × 7mm) Pinout, 0.5mm Pitch (Top View)

The following I/O pins marked in Figure 6-1 in **bold** have high-drive capabilities:

- Pin 10, DIO 5
- Pin 11, DIO\_6
- Pin 12, DIO 7
- · Pin 24, JTAG TMSC
- Pin 26, DIO\_16
- Pin 27, DIO 17

The following I/O pins marked in Figure 6-1 in *italics* have analog capabilities:

- Pin 36, DIO 23
- Pin 37, DIO 24
- Pin 38, DIO 25
- Pin 39, DIO\_26
- Pin 40, DIO\_27
- Pin 41, DIO\_28
   Pin 42, DIO\_20
- Pin 42, DIO\_29
- Pin 43, DIO\_30



# 6.2 Signal Descriptions—RGZ Package

Table 6-1. Signal Descriptions—RGZ Package

PIN PERCENTAGE									
NAME	NO.	- I/O	TYPE	DESCRIPTION					
DCDC_SW	33	_	Power	Output from internal DC/DC converter <sup>(1)</sup>					
DCOUPL	23	_	Power	For decoupling of internal 1.27V regulated digital-supply (2)					
DIO_5	10	I/O	Digital	GPIO, high-drive capability					
DIO_6	11	I/O	Digital	GPIO, high-drive capability					
DIO_7	12	I/O	Digital	GPIO, high-drive capability					
DIO_8	14	I/O	Digital	GPIO					
DIO_9	15	I/O	Digital	GPIO					
DIO_10	16	I/O	Digital	GPIO					
DIO_11	17	I/O	Digital	GPIO					
DIO_12	18	I/O	Digital	GPIO					
DIO_13	19	I/O	Digital	GPIO					
DIO_14	20	I/O	Digital	GPIO					
DIO_15	21	I/O	Digital	GPIO					
DIO_16	26	I/O	Digital	GPIO, JTAG_TDO, high-drive capability					
DIO_17	27	I/O	Digital	GPIO, JTAG_TDI, high-drive capability					
DIO_18	28	I/O	Digital	GPIO					
DIO_19	29	I/O	Digital	GPIO					
DIO_20	30	I/O	Digital	GPIO					
DIO_21	31	I/O	Digital	GPIO					
DIO_22	32	I/O	Digital	GPIO					
DIO_23	36	I/O	Digital or Analog	GPIO, analog capability					
DIO_24	37	I/O	Digital or Analog	GPIO, analog capability					
DIO_25	38	I/O	Digital or Analog	GPIO, analog capability					
DIO_26	39	I/O	Digital or Analog	GPIO, analog capability					
DIO_27	40	I/O	Digital or Analog	GPIO, analog capability					
DIO_28	41	I/O	Digital or Analog	GPIO, analog capability					
DIO_29	42	I/O	Digital or Analog	GPIO, analog capability					
DIO_30	43	I/O	Digital or Analog	GPIO, analog capability					
EGP	_	_	GND	Ground—exposed ground pad <sup>(3)</sup>					
JTAG_TMSC	24	I/O	Digital	JTAG TMSC, high-drive capability					
JTAG_TCKC	25	ı	Digital	JTAG TCKC					
NC	3	_	_	No Connect					
NC	4	_	_	No Connect					
RESET_N	35	ı	Digital	Reset, active low. No internal pullup resistor					
RF_P_2_4GHZ	1	_	RF	Positive 2.4GHz RF input signal to LNA during RX Positive 2.4GHz RF output signal from PA during TX					
RF_N_2_4GHZ	2	_	RF	Negative 2.4GHz RF input signal to LNA during RX Negative 2.4GHz RF output signal from PA during TX					
RX_TX	7	_	RF	Optional bias pin for the RF LNA					
TX_20DBM_P	5	_	RF	Positive high-power TX signal					
TX_20DBM_N	6	_	RF	Negative high-power TX signal					
VDDR	45	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(2)</sup> (4) (6)					



Table 6-1. Signal Descriptions—RGZ Package (continued)

PIN		I/O	TYPE	DESCRIPTION		
NAME	NO.	1/0	ITPE	DESCRIPTION		
VDDR_RF	48	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(2)</sup> (5) (6)		
VDDS	44	_	Power	1.8V to 3.8V main chip supply <sup>(1)</sup>		
VDDS2	13	_	Power	1.8V to 3.8V DIO supply <sup>(1)</sup>		
VDDS3	22	_	Power	1.8V to 3.8V DIO supply <sup>(1)</sup>		
VDDS_DCDC	34	_	Power	1.8V to 3.8V DC/DC converter supply		
X48M_N	46	_	Analog	48MHz crystal oscillator pin N		
X48M_P	47	_	Analog	48MHz crystal oscillator pin P		
X32K_Q1	8	_	Analog	32kHz crystal oscillator pin 1		
X32K_Q2	9	_	Analog	32kHz crystal oscillator pin 2		

- (1) For more details, see the technical reference manual listed in Section 10.3.
- (2) Do not supply external circuitry from this pin.
- (3) EGP is the only ground connection for the device. A good electrical connection to the device ground on a printed circuit board (PCB) is imperative for proper device operation.
- (4) If an internal DC/DC converter is not used, this pin is supplied internally from the main LDO.
- 5) If an internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.
- (6) Output from internal DC/DC and LDO is trimmed to 1.68V.

# 6.3 Connections for Unused Pins and Modules—RGZ Package

Table 6-2. Connections for Unused Pins—RGZ Package

Table 0-2: Confidencial for Office 1 mis—NO2 i ackage										
FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE(1)	PREFERRED PRACTICE <sup>(1)</sup>						
GPIO	DIO_n	10–12 14–21 26–32 36–43	NC or GND	NC						
32.768 kHz crystal	X32K_Q1	8	NC or GND	NC						
32.700 KHZ CIYSIAI	X32K_Q2	9	- NC OF GND	NC						
No Connects	NC	3–4	NC	NC						
DC/DC converter <sup>(2)</sup>	DCDC_SW	33	NC	NC						
DC/DC converter	VDDS_DCDC	34	VDDS	VDDS						

<sup>(1)</sup> NC = No connect

(2) When the DC/DC converter is not used, the inductor between DCDC\_SW and VDDR can be removed. VDDR and VDDR\_RF must still be connected and the 22µF DCDC capacitor must be kept on the VDDR net.

Submit Document Feedback



## 6.4 Pin Diagram—RSK Package (Top View)




Figure 6-2. RSK (8mm × 8mm) Pinout, 0.4mm Pitch (Top View)

The following I/O pins marked in Figure 6-2 in **bold** have high-drive capabilities:

- Pin 14, DIO 5
- Pin 15, DIO 6
- Pin 16, DIO\_7
- · Pin 32, JTAG TMSC
- Pin 34, DIO 16
- Pin 35, DIO 17

The following I/O pins marked in Figure 6-2 in *italics* have analog capabilities:

- Pin 50, DIO 23
- Pin 51, DIO 24
- Pin 52, DIO 25
- Pin 53, DIO 26
- Pin 54, DIO\_27
- Pin 55, DIO\_28
- Pin 56, DIO 29
- Pin 57, DIO 30



# 6.5 Signal Descriptions—RSK Package

Table 6-3. Signal Descriptions—RSK Package

PIN	PIN Table 6-3. Signal Descriptions—RSK Package										
NAME	NO.	I/O	TYPE	DESCRIPTION							
DCDC_SW	47	_	Power	Output from internal DC/DC converter <sup>(1)</sup>							
DCOUPL	31	_	Power	For decoupling of internal 1.27V regulated digital-supply (2)							
DIO_3	12	I/O	Digital	GPIO							
DIO_4	13	I/O	Digital	GPIO							
DIO_5	14	I/O	Digital	GPIO, high-drive capability							
DIO_6	15	I/O	Digital	GPIO, high-drive capability							
DIO_7	16	I/O	Digital	GPIO, high-drive capability							
DIO_8	18	I/O	Digital	GPIO							
DIO_9	19	I/O	Digital	GPIO							
DIO_10	20	I/O	Digital	GPIO							
DIO_11	21	I/O	Digital	GPIO							
DIO_12	26	I/O	Digital	GPIO							
DIO_13	27	I/O	Digital	GPIO							
DIO_14	28	I/O	Digital	GPIO							
DIO_15	29	I/O	Digital	GPIO							
DIO_16	34	I/O	Digital	GPIO, JTAG_TDO, high-drive capability							
DIO_17	35	I/O	Digital	GPIO, JTAG_TDI, high-drive capability							
DIO_18	36	I/O	Digital	GPIO							
DIO_19	37	I/O	Digital	GPIO							
DIO_20	38	I/O	Digital	GPIO							
DIO_21	39	I/O	Digital	GPIO							
DIO_22	40	I/O	Digital	GPIO							
DIO_23	50	I/O	Digital or Analog	GPIO, analog capability							
DIO_24	51	I/O	Digital or Analog	GPIO, analog capability							
DIO_25	52	I/O	Digital or Analog	GPIO, analog capability							
DIO_26	53	I/O	Digital or Analog	GPIO, analog capability							
DIO_27	54	I/O	Digital or Analog	GPIO, analog capability							
DIO_28	55	I/O	Digital or Analog	GPIO, analog capability							
DIO_29	56	I/O	Digital or Analog	GPIO, analog capability							
DIO_30	57	I/O	Digital	GPIO, analog capability							
DIO_34	10	I/O	Digital	GPIO							
DIO_35	11	I/O	Digital	GPIO							
DIO_36	22	I/O	Digital	GPIO							
DIO_37	23	I/O	Digital	GPIO							
DIO_38	24	I/O	Digital	GPIO							
DIO_39	25	I/O	Digital	GPIO							
DIO_40	41	I/O	Digital	GPIO							
DIO_41	42	I/O	Digital	GPIO							
DIO_42	43	I/O	Digital	GPIO							
DIO_43	44	I/O	Digital	GPIO							
DIO_44	45	I/O	Digital	GPIO							
DIO_45	46	I/O	Digital	GPIO							
DIO_46	58	I/O	Digital	GPIO							

Table 6-3. Signal Descriptions—RSK Package (continued)

	Ič	ibie 6-3. S	signal Descriptions			
PIN		1/0	TYPE	DESCRIPTION		
NAME NO.		"0	IIFE	DESCRIPTION		
DIO_47	59	I/O	Digital	GPIO		
EGP	_	_	GND	Ground—exposed ground pad <sup>(3)</sup>		
JTAG_TMSC	32	I/O	Digital	JTAG TMSC, high-drive capability		
JTAG_TCKC	33	I	Digital	JTAG TCKC		
NC	3	_	_	No Connect		
NC	4	_	_	No Connect		
RESET_N	49	I	Digital	Reset, active low. No internal pullup resistor		
RF_P_2_4GHZ	1	_	RF	Positive 2.4GHz RF input signal to LNA during RX Positive 2.4GHz RF output signal from PA during TX		
RF_N_2_4GHZ	2	_	RF	Negative 2.4GHz RF input signal to LNA during RX Negative 2.4GHz RF output signal from PA during TX		
RX_TX	7	_	RF	Optional bias pin for the RF LNA		
TX_20DBM_P	5	_	RF	Positive Sub-1GHz or 2.4GHz high-power TX signal		
TX_20DBM_N	6	_	RF	Negative Sub-1GHz or 2.4GHz high-power TX signal		
VDDR	61	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(2)</sup> (4) (6)		
VDDR_RF	64	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(2)</sup> (5) (6)		
VDDS	60	_	Power	1.8V to 3.8V main chip supply <sup>(1)</sup>		
VDDS2	17	_	Power	1.8V to 3.8V DIO supply <sup>(1)</sup>		
VDDS3	30	_	Power	1.8V to 3.8V DIO supply <sup>(1)</sup>		
VDDS_DCDC	48	_	Power	1.8V to 3.8V DC/DC converter supply		
X48M_N	62	_	Analog	48MHz crystal oscillator pin N		
X48M_P	63	_	Analog	48MHz crystal oscillator pin P		
X32K_Q1	8	_	Analog	32kHz crystal oscillator pin 1		
X32K_Q2	9	_	Analog	32kHz crystal oscillator pin 2		

- (1) For more details, see technical reference manual listed in the documentation support section.
- (2) Do not supply external circuitry from this pin.
- (3) EGP is the only ground connection for the device. Good electrical connection to device ground on printed circuit board (PCB) is imperative for proper device operation.
- (4) If internal DC/DC converter is not used, this pin is supplied internally from the main LDO.
- (5) If internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.
- (6) Output from internal DC/DC and LDO is trimmed to 1.68V.



# 6.6 Connection of Unused Pins and Module—RSK Package

Table 6-4. Connections for Unused Pins—RSK Package

Table 6 41 Commodicine for Chaoca 1 me 1 Colt 1 actage											
FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE(1)	PREFERRED PRACTICE(1)							
GPIO	DIO_n	10–16 14–21 26–32 36–43	NC or GND	NC							
32.768kHz crystal	X32K_Q1	8	NC or GND	NC							
32.7 OOKI 12 CI YSIAI	X32K_Q2	9	NC OF GND	INC							
No Connects	NC	3–4	NC	NC							
DC/DC converter <sup>(2)</sup>	DCDC_SW	47	NC	NC							
DC/DC converter(2)	VDDS_DCDC	48	VDDS	VDDS							

<sup>(1)</sup> NC = No connect

Submit Document Feedback

<sup>(2)</sup> When the DC/DC converter is not used, the inductor between DCDC\_SW and VDDR can be removed. VDDR and VDDR\_RF must still be connected and the 22µF DCDC capacitor must be kept on the VDDR net.



# 7 Specifications

## 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1) (2)

			MIN	MAX	UNIT
VDDS <sup>(3)</sup>	Supply voltage		-0.3	4.1	V
	Voltage on any digital pir	(4) (5)	-0.3	VDDS + 0.3, max 4.1	V
	Voltage on crystal oscilla	tor pins, X32K_Q1, X32K_Q2, X48M_N and X48M_P	-0.3	VDDR + 0.3, max 2.25	V
		Voltage scaling enabled	-0.3	VDDS	
V <sub>in</sub>	Voltage on ADC input	Voltage scaling disabled, internal reference	-0.3	1.49	V
		Voltage scaling disabled, VDDS as reference	-0.3	VDDS / 2.9	
T <sub>stg</sub>	Storage temperature		-40	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to ground, unless otherwise noted.
- (3) VDDS DCDC, VDDS2, and VDDS3 must be at the same potential as VDDS.
- (4) Including analog-capable DIOs
- (5) Injection current is not supported on any GPIO pin.

### 7.2 ESD Ratings

					VALUE	UNIT
Γ,	V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 <sup>(1)</sup>	All pins	±2000	V
	V <sub>ESD</sub>	Electrostatic discriarge	Charged device model (CDM), per JESD22-C101 <sup>(2)</sup>	All pins	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Operating supply voltage (VDDS)	1.8	3.8	V
Rising supply voltage slew rate	0	100	mV/μs
Falling supply voltage slew rate <sup>(1)</sup>	0	20	mV/μs

(1) For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 22µF VDDS input capacitor must be used to ensure compliance with this slew rate.

#### 7.4 3VModules

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		MIN	TYP	MAX	UNIT
VDDS Power-on-Reset (POR) threshold		1.1	-1.55		V
VDDS Brown-out Detector (BOD) (1)	Rising threshold		1.77		V
VDDS Brown-out Detector (BOD), before initial boot (2)	Rising threshold		1.70		V
VDDS Brown-out Detector (BOD) (1)	Falling threshold		1.75		V

- (1) For boost mode (VDDR =1.95V), TI drivers software initialization will trim VDDS BOD limits to maximum (approximately 2.0V).
- (2) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RESET\_N pin.



# 7.5 Power Consumption—Power Modes

When measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25°C,  $V_{DDS}$  = 3.0V with DC/DC enabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Core Curre	ent Consumption				
	Reset and Shutdown	Reset. RESET_N pin asserted or VDDS below power-on-reset threshold	150		nA
	Shalaown	Shutdown. No clocks running, no retention	128.6		nA
		RTC running, CPU, 256kB RAM and (partial) register retention. RCOSC_LF	1.06		μΑ
	Standby without cache	RTC running, CPU, 128kB RAM and (partial) register retention. RCOSC_LF	0.96		μΑ
	retention	RTC running, CPU, 256kB RAM and (partial) register retention XOSC_LF	1.19		μΑ
		RTC running, CPU, 128kB RAM and (partial) register retention XOSC_LF	1.09		μA
I <sub>core</sub>		RTC running, CPU, 256kB RAM and (partial) register retention. RCOSC_LF	2.55		μA
	Standby	RTC running, CPU, 128kB RAM and (partial) register retention. RCOSC_LF	2.45		μA
	with cache retention	RTC running, CPU, 256kB RAM and (partial) register retention. XOSC_LF	2.66		μA
		RTC running, CPU, 128kB RAM and (partial) register retention. XOSC_LF	2.57		μA
Idle	Idle	Supply Systems and RAM powered RCOSC_HF	720.9		μA
	Antico	MCU running CoreMark at 48MHz with parity enabled RCOSC_HF	4.13		mA
	Active	MCU running CoreMark at 48MHz with parity disabled RCOSC_HF	3.97		mA
Peripheral	Current Consumption			1	
	Peripheral power domain	Delta current with domain enabled	74.0		
	Serial power domain	Delta current with domain enabled	6.89		
	RF Core	Delta current with power domain enabled, clock enabled, RF core idle	120.4		
	μDMA	Delta current with clock enabled, module is idle	68.2		
	Timers	Delta current with clock enabled, module is idle <sup>(1)</sup>	115.4		
$I_{peri}$	12C	Delta current with clock enabled, module is idle	11.5		μA
	12S	Delta current with clock enabled, module is idle	26.1		
	SPI	Delta current with clock enabled, module is idle <sup>(2)</sup>	65.9		
	UART	Delta current with clock enabled, module is idle <sup>(3)</sup>	135.1		
	CRYPTO (AES)	Delta current with clock enabled, module is idle	18.6		
	PKA	Delta current with clock enabled, module is idle	79.3		
	TRNG	Delta current with clock enabled, module is idle	24.69		
Sensor Co	ontroller Engine Consump	otion			
	Active mode	24MHz, infinite loop	849		
I <sub>SCE</sub>	Low-power mode	2MHz, infinite loop	32		μA

- (1) Only one GPTimer running
- (2) (3)
- Only one SPI running Only one UART running

Submit Document Feedback



#### 7.6 Power Consumption—Radio Modes

When measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25°C,  $V_{DDS}$  = 3.0V with DC/DC enabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_radio	Radio receive current, 2.44GHz (BLE)	2440MHz		6.4		mA
I_radio Radio transmit current 2.4GHz PA (BLE)	0dBm output power setting 2440MHz		6.9		mA	
	+5dBm output power setting 2440MHz		9.4		mA	
I_radio	Radio transmit current High-power PA <sup>(1)</sup>	+20dBm output power setting 2440MHz. VDDS = 3.3V		102		mA
I_radio	Radio transmit current High-power PA, 10dBm configuration <sup>(2)</sup>	+10dBm output power setting 2440MHz VDDR = 1.67 V		25		mA

- (1) Measured on CC1352-7PEM-XD7793-XD24-PA24 reference design.
- (2) Measured on LP-CC1354P-8x8-XD7793-XD24-PA24-10dBm reference design.

#### 7.7 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and  $V_{DDS}$  = 3.0V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size			2		kB
Supported flash erase cycles before failure, full bank <sup>(1)</sup> (2)		30			k Cycles
Supported flash erase cycles before failure, single sector <sup>(3)</sup>		60			k Cycles
Maximum number of write operations per row before sector erase <sup>(4)</sup>				83	Write Operations
Flash retention	105°C Tj	11.4			Years
Flash sector erase current	Average delta current		1.0		mA
Flash sector erase time <sup>(5)</sup>	Zero cycles		10		ms
Flash Sector erase time (*)	30k cycles			4000	ms

- (1) A full bank erase is counted as a single erase cycle on each sector.
- (2) Aborting flash during erase or program modes is not a safe operation.
- (3) Up to 4 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles.
- (4) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.
- (5) This number is dependent on Flash aging and increases over time and erase cycles.

#### 7.8 Thermal Resistance Characteristics

		PACI		
THERMAL METRIC(1)		RGZ (VQFN)	RSK (VQFN)	UNIT
		48 PINS	64 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	23.4	25.1	°C/W <sup>(2)</sup>
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	13.3	11.5	°C/W <sup>(2)</sup>
$R_{\theta JB}$	Junction-to-board thermal resistance	8.0	8.9	°C/W <sup>(2)</sup>
ΨЈТ	Junction-to-top characterization parameter	0.1	0.1	°C/W <sup>(2)</sup>
ΨЈВ	Junction-to-board characterization parameter	7.9	8.8	°C/W <sup>(2)</sup>
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.7	1.2	°C/W <sup>(2)</sup>

- (1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
- (2) °C/W = degrees Celsius per watt.



## 7.9 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
Frequency bands	2360		2500	MHz

## 7.10 Bluetooth Low Energy—Receive (RX)

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c = 25$ °C,  $V_{DDS} = 3.0$ V,  $f_{RF} = 2440$ MHz with DC/DC enabled and high power PA connected to V<sub>DDS</sub> unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
125kbps (LE Coded)				
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>	-105		dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>	>5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (-300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (-320 / 240)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> (-100 / 125)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer in channel, BER = $10^{-3}$	-1.5		dB
Selectivity, ±1MHz <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer at $\pm 1$ MHz, BER = $10^{-3}$	8 / 4.5(2)		dB
Selectivity, ±2MHz <sup>(1)</sup>	Wanted signal at –79dBm, modulated interferer at ±2MHz, BER = $10^{-3}$	44 / 39 <sup>(2)</sup>		dB
Selectivity, ±3MHz <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer at $\pm 3$ MHz, BER = $10^{-3}$	43 / 43(2)		dB
Selectivity, ±4MHz <sup>(1)</sup>	Wanted signal at –79dBm, modulated interferer at ±4MHz, BER = 10 <sup>-3</sup>	44 / 43(2)		dB
Selectivity, ±6MHz <sup>(1)</sup>	Wanted signal at −79dBm, modulated interferer at ≥ ±6MHz, BER = 10 <sup>-3</sup>	48 / 43 <sup>(2)</sup>		dB
Selectivity, ±7MHz	Wanted signal at −79dBm, modulated interferer at ≥ ±7MHz, BER = 10 <sup>-3</sup>	51 / 45 <sup>(2)</sup>		dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer at image frequency, BER = $10^{-3}$	39		dB
Selectivity, Image frequency ±1MHz <sup>(1)</sup>	Note that Image frequency + 1MHz is the Co- channel –1MHz. Wanted signal at –79dBm, modulated interferer at ±1MHz from image frequency, BER = 10 <sup>-3</sup>	4.5 / 44 (2)		dB
RSSI dynamic range		89		dB
RSSI accuracy (+/-)		±4		dB
500kbps(LE Coded)				
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>	-100		dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (-300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (-450 / 450)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> (-175 / 175)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at –72dBm, modulated interferer in channel, BER = $10^{-3}$	-3.5		dB
Selectivity, ±1MHz <sup>(1)</sup>	Wanted signal at $-72$ dBm, modulated interferer at $\pm 1$ MHz, BER = $10^{-3}$	8 / 4 <sup>(2)</sup>		dB
Selectivity, ±2MHz <sup>(1)</sup>	Wanted signal at –72dBm, modulated interferer at ±2MHz, BER = 10 <sup>-3</sup>	41 / 37 <sup>(2)</sup>		dB

Product Folder Links: CC2674P10



# 7.10 Bluetooth Low Energy—Receive (RX) (continued)

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25°C,  $V_{DDS}$  = 3.0V,  $f_{RF}$ = 2440MHz with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of

the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Selectivity, ±3MHz <sup>(1)</sup>	Wanted signal at –72dBm, modulated interferer at ±3MHz, BER = 10 <sup>-3</sup>	44 / 41 <sup>(2)</sup>		dB
Selectivity, ±4MHz <sup>(1)</sup>	Wanted signal at –72dBm, modulated interferer at ±4MHz, BER = 10 <sup>-3</sup>	44 / 43 <sup>(2)</sup>		dB
Selectivity, ±6MHz <sup>(1)</sup>	Wanted signal at –72dBm, modulated interferer at ≥ ±6MHz, BER = 10 <sup>-3</sup>	46 / 43 <sup>(2)</sup>		dB
Selectivity, ±7MHz	Wanted signal at –72dBm, modulated interferer at ≥ ±7MHz, BER = 10 <sup>-3</sup>	49 / 45 <sup>(2)</sup>		dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at –72dBm, modulated interferer at image frequency, BER = 10 <sup>-3</sup>	37		dB
Selectivity, Image frequency ±1MHz <sup>(1)</sup>	Note that Image frequency + 1MHz is the Co- channel –1MHz. Wanted signal at –72dBm, modulated interferer at ±1MHz from image frequency, BER = 10 <sup>-3</sup>	4 / 46 <sup>(2)</sup>		dB
RSSI dynamic range		85		dB
RSSI accuracy (+/-)		±4		dB
1 Mbps (LE 1M)				
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>	<b>–97</b>		dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (-350 / 350)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (-750 / 750)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer in channel, BER = 10 <sup>-3</sup>	-6		dB
Selectivity, ±1MHz <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer at ±1MHz, BER = 10 <sup>-3</sup>	7 / 4 <sup>(2)</sup>		dB
Selectivity, ±2MHz <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer at ±2MHz,BER = 10 <sup>-3</sup>	40 / 33 <sup>(2)</sup>		dB
Selectivity, ±3MHz <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer at ±3MHz, BER = 10 <sup>-3</sup>	36 / 41 <sup>(2)</sup>		dB
Selectivity, ±4MHz <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer at ±4MHz, BER = 10 <sup>-3</sup>	36 / 45 <sup>(2)</sup>		dB
Selectivity, ±5MHz or more <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer at ≥ ±5MHz, BER = 10 <sup>-3</sup>	40		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer at image frequency, BER = 10 <sup>-3</sup>	33		dB
Selectivity, image frequency ±1MHz <sup>(1)</sup>	Note that Image frequency + 1MHz is the Co- channel -1MHz. Wanted signal at -67dBm, modulated interferer at ±1MHz from image frequency, BER = 10 <sup>-3</sup>	4 / 41 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30MHz to 2000MHz	-10		dBm
Out-of-band blocking	2003MHz to 2399MHz	-18		dBm
Out-of-band blocking	2484MHz to 2997MHz	-12		dBm
Out-of-band blocking	3000MHz to 12.75GHz	-2		dBm
Intermodulation	Wanted signal at 2402MHz, –64dBm. Two interferers at 2405 and 2408MHz respectively, at the given power level	-42		dBm
Spurious emissions, 30 to 1000MHz <sup>(4)</sup>	Measurement in a $50\Omega$ single-ended load.	< –59		dBm
Spurious emissions, 1 to 12.75GHz <sup>(4)</sup>	Measurement in a $50\Omega$ single-ended load.	<-47		dBm
RSSI dynamic range		70		dB
RSSI accuracy (+/-)		±4		dB
2 Mbps (LE 2M)	1	-		



## 7.10 Bluetooth Low Energy—Receive (RX) (continued)

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25°C,  $V_{DDS}$  = 3.0V,  $f_{RF}$ = 2440MHz with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Receiver sensitivity	Differential mode. Measured at SMA connector, BER = $10^{-3}$	-92		dBm
Receiver saturation	Differential mode. Measured at SMA connector, BER = $10^{-3}$	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (-500 / 500)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (-700 / 750)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer in channel,BER = $10^{-3}$	-7		dB
Selectivity, ±2MHz <sup>(1)</sup>	Wanted signal at –67dBm, modulated interferer at ±2MHz, Image frequency is at –2MHz, BER = 10 <sup>-3</sup>	8 / 4 <sup>(2)</sup>		dB
Selectivity, ±4MHz <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at $\pm 4$ MHz, BER = $10^{-3}$	35 / 32 <sup>(2)</sup>		dB
Selectivity, ±6MHz <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at $\pm 6$ MHz, BER = $10^{-3}$	37 / 34 <sup>(2)</sup>		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at image frequency, BER = $10^{-3}$	4		dB
Selectivity, image frequency ±2MHz <sup>(1)</sup>	Note that Image frequency + 2MHz is the Co-channel. Wanted signal at –67dBm, modulated interferer at ±2MHz from image frequency, BER = $10^{-3}$	-7 / 36 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30MHz to 2000MHz	-16		dBm
Out-of-band blocking	2003MHz to 2399MHz	-21		dBm
Out-of-band blocking	2484MHz to 2997MHz	-15		dBm
Out-of-band blocking	3000MHz to 12.75GHz	-20		dBm
Intermodulation	Wanted signal at 2402MHz, –64dBm. Two interferers at 2408 and 2414MHz respectively, at the given power level	-37		dBm
RSSI dynamic range		64		dB
RSSI accuracy (+/-)		±4		dB

- (1) Numbers given as I/C dB.
- (2) X / Y, where X is +N MHz and Y is -N MHz.
- (3) Excluding one exception at F<sub>wanted</sub> / 2, per Bluetooth Specification.
- (4) Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

Submit Document Feedback



## 7.11 Bluetooth Low Energy—Transmit (TX)

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25°C,  $V_{DDS}$  = 3.0V,  $f_{RF}$ = 2440MHz with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
General Parameters					
Max output power, high power PA <sup>(1)</sup>	Differential mode, delivered to a sing	le-ended 50Ω load through a balun	19.5		dBm
Output power programmable range high power PA <sup>(1)</sup>	Differential mode, delivered to a sing	rential mode, delivered to a single-ended $50\Omega$ load through a balun			dB
Max output power, high power PA, 10dBm configuration <sup>(2)</sup>	Differential mode, delivered to a sing	le-ended 50Ω load through a balun	10.2		dBm
Output power programmable range high power PA, 10dBm configuration <sup>(2)</sup>	Differential mode, delivered to a sing	erential mode, delivered to a single-ended $50\Omega$ load through a balun			dB
Max output power, regular PA	Differential mode, delivered to a sing	ential mode, delivered to a single-ended $50\Omega$ load through a balun			dBm
Output power programmable range, regular PA	ifferential mode, delivered to a single-ended $50\Omega$ load through a balun		26		dB
Spurious emissions ar	nd harmonics				
	f < 1GHz, outside restricted bands		< -36		dBm
Spurious emissions, high-power PA <sup>(3)</sup>	f < 1GHz, restricted bands FCC		< -55		dBm
3 1	f > 1GHz, including harmonics	+20dBm setting <sup>(1)</sup>	-37		dBm
Harmonics,	Second harmonic		-35		dBm
high-power PA <sup>(4)</sup>	Third harmonic		-42		dBm
	f < 1GHz, outside restricted bands		< -36		dBm
Spurious emissions, high-power PA, 10dBm	f < 1GHz, restricted bands ETSI		< -54		dBm
configuration <sup>(2)</sup> (3)	f < 1GHz, restricted bands FCC	10.15 (2)	< -55		dBm
	f > 1GHz, including harmonics	+10dBm setting <sup>(2)</sup>	-41		dBm
Harmonics,	Second harmonic		< -42		dBm
high-power PA, 10dBm configuration <sup>(2)</sup>	Third harmonic		< -42		dBm
	f < 1GHz, outside restricted bands		< -36		dBm
Spurious emissions,	f < 1GHz, restricted bands ETSI		< -54		dBm
regular PA	f < 1GHz, restricted bands FCC	1.519	< -55		dBm
<u> </u>	f > 1GHz including harmonics	+5dBm setting	< -42		dBm
Harmonics,	Second harmonic	1	< -42		dBm
regular PA	Third harmonic	1	<-42		dBm

- (1) Measured on CC1352-7PEM-XD7793-XD24-PA24reference design.
- (2) Measured on LP-CC1354P-8x8-XD7793-XD24-PA24-10dBm reference design.
- (3) To ensure margins for passing FCC band edge requirements at 2483.5MHz, a lower than maximum output-power setting or less than 100% duty cycle may be used when operating at the upper Bluetooth Low Energy channel(s).
- (4) To ensure margins for passing FCC requirements for harmonic emission, a reduction of maximum output-power may be required.



## 7.12 Zigbee and Thread - IEEE 802.15.4-2006 2.4GHz (OQPSK DSSS1:8, 250kbps)—RX

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25°C,  $V_{DDS}$  = 3.0V,  $f_{RF}$ = 2440MHz with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP N	AX UNIT
General Parameters			'
Receiver sensitivity	Coherent mode PER = 1%	-105	dBm
Receiver saturation	PER = 1%	> -10	dBm
Adjacent channel rejection	Wanted signal at –82dBm, modulated interferer at ±5MHz, PER = 1%	36	dB
Alternate channel rejection	Wanted signal at –82dBm, modulated interferer at ±10MHz, PER = 1%	55	dB
Channel rejection, ±15MHz or more	Wanted signal at –82dBm, undesired signal is IEEE 802.15.4 modulated channel, stepped through all channels 2405 to 2480MHz, PER = 1%	59	dB
Blocking and desensitization, 5MHz from upper band edge	Wanted signal at 3dB above the sensitivity level, CW jammer, PER = 1%	57	dB
Blocking and desensitization, 10MHz from upper band edge	Wanted signal at 3dB above the sensitivity level, CW jammer, PER = 1%	62	dB
Blocking and desensitization, 20MHz from upper band edge	Wanted signal at 3dB above the sensitivity level, CW jammer, PER = 1%	62	dB
Blocking and desensitization, 50MHz from upper band edge	Wanted signal at 3dB above the sensitivity level, CW jammer, PER = 1%	65	dB
Blocking and desensitization, –5MHzfrom lower band edge	Wanted signal at 3dB above the sensitivity level, CW jammer, PER = 1%	60	dB
Blocking and desensitization, –10MHz from lower band edge	Wanted signal at 3dB above the sensitivity level, CW jammer, PER = 1%	60	dB
Blocking and desensitization, –20MHz from lower band edge	Wanted signal at 3dB above the sensitivity level, CW jammer, PER = 1%	60	dB
Blocking and desensitization, –50MHz from lower band edge	Wanted signal at 3dB above the sensitivity level, CW jammer, PER = 1%	62	dB
Spurious emissions, 30MHz to 1000MHz	Measurement in a $50\Omega$ single-ended load	-66	dBm
Spurious emissions, 1GHz to 12.75GHz	Measurement in a 50Ω single-ended load	-53	dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> 100	ppm
Symbol rate error tolerance	Difference between incoming symbol rate and the internally generated symbol rate	> 800	ppm
RSSI dynamic range		95	dB
RSSI accuracy		±4	dB

Product Folder Links: CC2674P10



## 7.13 Zigbee and Thread - IEEE 802.15.4-2006 2.4GHz (OQPSK DSSS1:8, 250kbps)—TX

Measured on the LP-EM-CC1354P10–1 reference design with  $T_c$  = 25°C,  $V_{DDS}$  = 3.0V,  $f_{RF}$ = 2440MHz with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

General Parameters  Max output power, high power PA <sup>(1)</sup> Output power	·	ngle-ended 50Ω load through a balun				
power PA <sup>(1)</sup>	·	ngle-ended 50Ω load through a balun				
Output power		Differential mode, delivered to a single-ended $50\Omega$ load through a balun				
programmable range, high power PA <sup>(1)</sup>	Differential mode, delivered to a si	ferential mode, delivered to a single-ended $50\Omega$ load through a balun				
Max output power, high power PA, 10dBm configuration <sup>(2)</sup>	Differential mode, delivered to a si	ngle-ended 50Ω load through a balun	10.2		dBm	
Output power programmable range, high power PA, 10dBm configuration <sup>(2)</sup>	Differential mode, delivered to a si	ngle-ended 50 $\Omega$ load through a balun	5		dB	
Max output power, regular PA	Differential mode, delivered to a si	ngle-ended 50Ω load through a balun	5		dBm	
Output power programmable range, regular PA	Differential mode, delivered to a si	ngle-ended 50Ω load through a balun	26		dB	
Spurious emissions and h	harmonics					
	f < 1GHz, outside restricted bands		< -39		dBm	
	f < 1GHz, restricted bands FCC	+20dBm setting <sup>(1)</sup>	< -49		dBm	
ſ	f > 1GHz, including harmonics		-40		dBm	
Harmonics,	Second harmonic		-35		dBm	
high-power PA <sup>(4)</sup>	Third harmonic		-42		dBm	
	f < 1GHz, outside restricted bands		< -36		dBm	
Spurious emissions, high-power PA, 10dBm	f < 1GHz, restricted bands ETSI		< -47		dBm	
configuration <sup>(2) (3)</sup>	f < 1GHz, restricted bands FCC	+10dBm setting <sup>(2)</sup>	< -55		dBm	
f	f > 1GHz, including harmonics	- Foddin Solung	-42		dBm	
,	Second harmonic		< -42		dBm	
high-power PA, 10dBm configuration <sup>(2)</sup>	Third harmonic		< -42		dBm	
	f < 1GHz, outside restricted bands		< -36		dBm	
Spurious emissions,	f < 1GHz, restricted bands ETSI		< -47		dBm	
regular PA <sup>(4)</sup>	f < 1GHz, restricted bands FCC	+5dBm setting	< -55		dBm	
ſ	f > 1GHz, including harmonics		< -42		dBm	
Harmonics,	Second harmonic		< -42		dBm	
regular PA	Third harmonic		< -42		dBm	
IEEE 802.15.4-2006 2.4GH	Hz (OQPSK DSSS1:8, 250kbps)					
Error vector magnitude, high power PA	+20dBm setting		2%		_	
Error vector magnitude, high power PA, 10dBm setting configuration <sup>(2)</sup> +10dBm setting			2%		_	
Error vector magnitude Regular PA					_	

- (1) Measured on the CC1352-7PEM-XD7793-XD24-PA24 reference design.
- (2) Measured on the LP-CC1354P–8x8-XD7793-XD24-PA24–10dBm reference design.
- To ensure margins for passing FCC band edge requirements at 2483.5MHz, a lower than maximum output-power setting or less than 100% duty cycle may be used when operating at the upper 802.15.4 channel(s).



(4) To ensure margins for passing FCC requirements for harmonic emission, duty cycling may be required.

# 7.14 Timing and Switching Characteristics

# 7.14.1 Reset Timing

PARAMETER	MIN	TYP	MAX	UNIT
RESET_N low duration	1			μs

#### 7.14.2 Wakeup Timing

Measured over operating free-air temperature with  $V_{DDS}$  = 3.0V (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Reset to Active <sup>(1)</sup>		8	50 – 4000		μs
MCU, Shutdown to Active <sup>(1)</sup>		850 – 4000			μs
MCU, Standby to Active		160		μs	
MCU, Active to Standby			39		μs
MCU, Idle to Active			15		μs

(1) The wakeup time is dependent on remaining charge on VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again. The wake up time increases with a higher capacitor value.

Product Folder Links: CC2674P10



#### 7.14.3 Clock Specifications

#### 7.14.3.1 48MHz Clock Input (TCXO)

Measured on a Texas Instruments reference design with  $T_c = 25$ °C,  $V_{DDS} = 3.0$ V, unless otherwise noted. (1)

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Clock frequency			48	MHz
TCXO clipped sine output, peak-to-peak	TCXO clipped sine output connected to pin X48M_P through series capacitor	0.8	1.7	V
TCXO with CMOS output, High input voltage	TCXO with CMOS output directly	1.3	VDDR	V
TCXO with CMOS output, Low input voltage	coupled to pin X48M_P	0	0.3	V

<sup>(1)</sup> Probing or otherwise stopping the TCXO while the DC/DC converter is enabled may cause permanent damage to the device.

#### 7.14.3.2 48MHz Crystal Oscillator (XOSC\_HF)

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25°C, V<sub>DDS</sub> = 3.0V, unless otherwise noted. (1)

	PARAMETER	MIN	TYP	MAX	UNIT
F	Crystal frequency		48		MHz
ESR	Equivalent series resistance 6pF < C <sub>L</sub> ≤ 9pF		20	60	Ω
ESR	Equivalent series resistance 5pF < C <sub>L</sub> ≤ 6pF			80	Ω
L <sub>M</sub>	Motional inductance, relates to the load capacitance that is used for the crystal (C <sub>L</sub> in Farads) <sup>(2)</sup>	< 3 × 10 <sup>-25</sup> / C <sub>L</sub> <sup>2</sup>			Н
C <sub>L</sub>	Crystal load capacitance <sup>(3)</sup>	5	7 <sup>(4)</sup>	9	pF
t	Start-up time <sup>(5)</sup>		200		μs

- (1) Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.
- (2) The crystal manufacturer's specification must satisfy this requirement for proper operation.
- (3) Adjustable load capacitance is integrated into the device.
- (4) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed through software in the Customer Configuration section (CCFG).
- (5) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.

#### 7.14.3.3 48MHzRC Oscillator (RCOSC\_HF)

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25°C, V<sub>DDS</sub> = 3.0V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Frequency		48		MHz
Uncalibrated frequency accuracy		±1%		_
Calibrated frequency accuracy <sup>(1)</sup>		±0.25%		_
Start-up time		5		μs

<sup>(1)</sup> Accuracy relative to the calibration source (XOSC\_HF).

#### 7.14.3.4 2MHz RC Oscillator (RCOSC MF)

Measured on a Texas Instruments reference design with  $T_c = 25$ °C,  $V_{DDS} = 3.0$ V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		2		MHz
Start-up time		5		μs

#### 7.14.3.5 32.768 kHz Crystal Oscillator (XOSC\_LF)

Measured on a Texas Instruments reference design with  $T_c = 25$ °C,  $V_{DDS} = 3.0$ V, unless otherwise noted.

		MIN	TYP	MAX	UNIT
	Crystal frequency		32.768		kHz
ESR	Equivalent series resistance		30	100	kΩ

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



#### 7.14.3.5 32.768 kHz Crystal Oscillator (XOSC\_LF) (continued)

Measured on a Texas Instruments reference design with  $T_c = 25$ °C,  $V_{DDS} = 3.0$ V, unless otherwise noted.

		MIN	TYP	MAX	UNIT
C <sub>L</sub>	Crystal load capacitance	6	7 <sup>(1)</sup>	12	pF

(1) Default load capacitance using TI reference designs including parasitic capacitance. Crystals with different load capacitance may be used

#### 7.14.3.6 32kHz RC Oscillator (RCOSC LF)

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25°C, V<sub>DDS</sub> = 3.0V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		32.8 (1)		kHz
Temperature coefficient.		50		ppm/°C

(1) When using RCOSC\_LF as source for the low frequency system clock (SCLK\_LF), the accuracy of the SCLK\_LF-derived Real Time Clock (RTC) can be improved by measuring RCOSC\_LF relative to XOSC\_HF and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.

## 7.14.4 Serial Peripheral Interface (SPI) Characteristics

#### 7.14.4.1 SPI Characteristics

over operating free-air temperature range (unless otherwise noted).

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SCLK</sub> 1/t <sub>sclk</sub>		Master Mode 1.8 < VDDS < 3.8			12	
	SPI clock frequency	Slave Mode 2.7 < VDDS < 3.8			8	MHz
		Slave Mode VDDS < 2.7			7	
DC <sub>SCK</sub>	SCK Duty Cycle		45%	50%	55%	_

#### 7.14.4.2 SPI Master Mode

over operating free-air temperature range (unless otherwise noted).


	PARAMETERS	TEST CONDITIONS	MIN	TYP MA	X UNIT
t <sub>SCLK_H/</sub>	SCLK High or Low time		(t <sub>SPI</sub> /2) - 1	$t_{SPI} / 2 (t_{SPI} / 2) +$	1 ns
t <sub>CS.LEAD</sub>	CS lead-time, CS active to clock		1		SCLK
t <sub>CS.LAG</sub>	CS lag time, Last clock to CS inactive		1		SCLK
t <sub>CS.ACC</sub>	CS access time, CS active to MOSI data out				1 SCLK
t <sub>CS.DIS</sub>	CS disable time, CS inactive to MOSI high inpedance				1 SCLK
t <sub>SU.MI</sub>	MISO input data setup time <sup>(1)</sup>	VDDS = 3.3V	12.5		ns
t <sub>SU.MI</sub>	MISO input data setup time	VDDS = 1.8V	23.5		ns
t <sub>HD.MI</sub>	MISO input data hold time		0		ns
t <sub>VALID.M</sub> O	MOSI output data valid time <sup>(2)</sup>	SCLK edge to MOSI valid,CL = 20 pF (4)		1	3 ns
t <sub>HD.MO</sub>	MOSI output data hold time(3)	CL = 20 pF	0		ns

- (1) The MISO input data setup time can be fully compensated when delayed sampling feature is enabled.
- (2) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge.
- (3) Specifies how long data on the output is valid after the output changing SCLK clock edge.

Product Folder Links: CC2674P10



#### 7.14.4.3 SPI Master Mode Timing Diagrams






Figure 7-1. SPI Master Mode Timing



## 7.14.4.4 SPI Slave Mode

over operating free-air temperature range (unless otherwise noted).


	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>CS.LEAD</sub>	CS lead-time, CS active to clock		1			SCLK
t <sub>CS.LAG</sub>	CS lag time, Last clock to CS inactive		1			SCLK
t <sub>CS.ACC</sub>	CS access time, CS active to MISO data out	VDDS = 3.3V			56	ns
t <sub>CS.ACC</sub>	CS access time, CS active to MISO data out	VDDS = 1.8V			70	ns
t <sub>CS.DIS</sub>	CS disable time, CS inactive to MISO high inpedance	VDDS = 3.3V			56	ns
t <sub>CS.DIS</sub>	CS disable time, CS inactive to MISO high inpedance	VDDS = 1.8V			70	ns
t <sub>SU.SI</sub>	MOSI input data setup time		30			ns
t <sub>HD.SI</sub>	MOSI input data hold time		0			ns
t <sub>VALID.S</sub> O	MISO output data valid time <sup>(1)</sup>	SCLK edge to MISO valid,C <sub>L</sub> = 20pF, 3.3V (4)			50	ns
t <sub>VALID.S</sub> O	MISO output data valid time <sup>(1)</sup>	SCLK edge to MISO valid,C <sub>L</sub> = 20pF, 1.8V (4)			65	ns
t <sub>HD.SO</sub>	MISO output data hold time(2)	C <sub>L</sub> = 20pF	0			ns

<sup>(1)</sup> Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge.

<sup>(2)</sup> Specifies how long data on the output is valid after the output changing SCLK clock edge.



## 7.14.4.5 SPI Slave Mode Timing Diagrams






Figure 7-2. SPI Slave Mode Timing



#### 7.14.5 UART

#### 7.14.5.1 UART Characteristics

over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
UART rate			3	MBaud

## 7.15 Peripheral Characteristics

## 7.15.1 ADC

## 7.15.1.1 Analog-to-Digital Converter (ADC) Characteristics

 $T_c$  = 25°C,  $V_{DDS}$  = 3.0V and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup> Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input voltage range		0		VDDS	V
	Resolution			12		Bits
	Sample Rate				200	ksps
	Offset	Internal 4.3V equivalent reference <sup>(2)</sup>		-0.24		LSB
	Gain error	Internal 4.3V equivalent reference <sup>(2)</sup>		7.14		LSB
DNL <sup>(3)</sup>	Differential nonlinearity			>-1		LSB
INL	Integral nonlinearity			±4		LSB
		Internal 4.3V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6kHz input tone		9.8		
		Internal 4.3V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6kHz input tone, DC/DC enabled		9.8		
		Internal 4.3V equivalent reference(2)  Internal 4.3V equivalent reference(2)  Internal 4.3V equivalent reference(2)  Internal 4.3V equivalent reference(2), 200 kSamples/s, 9.6kHz input tone  Internal 4.3V equivalent reference(2), 200 kSamples/s, 9.6kHz input tone, DC/DC enabled  VDDS as reference, 200 kSamples/s, 9.6kHz input tone  Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300Hz input tone  Internal reference, voltage scaling disabled, 14-bit mode, 200 kSamples/s, 300Hz input tone (4)  Internal reference, voltage scaling disabled, 15-bit mode, 200 kSamples/s, 300Hz input tone (4)  Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 9.6kHz input tone  VDDS as reference, 200 kSamples/s, 9.6kHz input tone  Internal 4.3V equivalent reference(2), 200 kSamples/s, 9.6kHz input tone  Internal 4.3V equivalent reference(2), 200 kSamples/s, 9.6kHz input tone  Internal 4.3V equivalent reference(2), 200 kSamples/s, 9.6kHz input tone  Internal 4.3V equivalent reference(2), 200 kSamples/s, 9.6kHz input tone  Internal 4.3V equivalent reference(2), 200 kSamples/s, 9.6kHz input tone  Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300Hz input tone  Internal 4.3V equivalent reference(2), 200 kSamples/s, 9.6kHz input tone  Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 9.6kHz input tone  Internal 4.3V equivalent reference(2), 200 kSamples/s, 9.6kHz input tone  Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 9.6kHz input tone  Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 9.6kHz input tone  Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 9.6kHz input tone  Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 9.6kHz input tone  Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300Hz input tone	10.1			
ENOB	Effective number of bits			11.1	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	Bits
rup.				11.3		
				11.6		
				-65		
THD	Total harmonic distortion	VDDS as reference, 200 kSamples/s, 9.6kHz input tone		-70		dB
				-72		
	Signal-to-noise			60		
	and	VDDS as reference, 200 kSamples/s, 9.6kHz input tone		63		dB
	distortion ratio			68		
				70		
SINAD, SINAD,	Spurious-free dynamic range	VDDS as reference, 200 kSamples/s, 9.6kHz input tone		73		dB
				75		
	Conversion time	Serial conversion, time-to-output, 24MHz clock		50		Clock Cycles
	Current consumption	Internal 4.3V equivalent reference <sup>(2)</sup>		0.42		mA
	Current consumption	VDDS as reference		0.6		mA
	Reference voltage	Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/ offset compensation factors stored in FCFG1	4.	.3 <sup>(2)</sup> (5)		V

Product Folder Links: CC2674P10

## 7.15.1.1 Analog-to-Digital Converter (ADC) Characteristics (continued)

 $T_c$  = 25°C,  $V_{DDS}$  = 3.0V and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup>

Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference voltage	Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3V) as follows: V <sub>ref</sub> = 4.3V × 1408 / 4095		1.48		V
Reference voltage	VDDS as reference, input voltage scaling enabled		VDDS		V
Reference voltage	VDDS as reference, input voltage scaling disabled	-	/DDS / 2.82 <sup>(5)</sup>		V
Input impedance	200 kSamples/s, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time		>1		ΜΩ

- (1) Using IEEE Std 1241-2010 for terminology and test methods.
- (2) Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3V.
- (3) No missing codes.
- (4) ADC\_output =  $\Sigma(4^n \text{ samples }) >> n$ , n = desired extra bits.
- (5) Applied voltage must be within Absolute Maximum Ratings at all times.



## 7.15.2 DAC

# 7.15.2.1 Digital-to-Analog Converter (DAC) Characteristics

 $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0V$ , unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
enera	I Parameters					
	Resolution			8		Bits
		Any load, any V <sub>REF</sub> , precharge OFF, DAC charge-pump ON	1.8		3.8	
/ <sub>DDS</sub>	Supply voltage	External Load <sup>(1)</sup> , any V <sub>REF</sub> , precharge OFF, DAC charge-pump OFF	2.0		3.8	V
		Any load, V <sub>REF</sub> = DCOUPL, precharge ON	2.6		3.8	
_		Buffer ON (recommended for external load)	16		250	
DAC	Clock frequency	Buffer OFF (internal load)	16		1000	kHz
		V <sub>REF</sub> = VDDS, buffer OFF, internal load		13		
	Voltage output settling time	V <sub>REF</sub> = VDDS, buffer ON, external capacitive load = 20pF <sup>(2)</sup>		13.8		1 / F <sub>DAC</sub>
	External capacitive load			20	200	pF
	External resistive load		10			ΜΩ
	Short circuit current				400	μA
		VDDS = 3.8V, DAC charge-pump OFF		50.8		
		VDDS = 3.0V, DAC charge-pump ON		51.7		
	Max output impedance \/ref	VDDS = 3.0V, DAC charge-pump OFF		53.2		
Z <sub>MAX</sub>	= VDDS, buffer ON, CLK	VDDS = 2.0V, DAC charge-pump ON		48.7		kΩ
	250kHz	VDDS = 2.0V, DAC charge-pump OFF		70.2		
	Parameters         Resolution         8           Supply voltage         Any load, any V <sub>REF</sub> , precharge OFF, DAC charge-pump ON DFF         1.8           Supply voltage         External Load(1), any V <sub>REF</sub> , precharge OFF, DAC charge-pump OFF         2.0           Any load, V <sub>REF</sub> = DCOUPL, precharge ON DFF         2.6           Any load, V <sub>REF</sub> = DCOUPL, precharge ON DFF         16           Buffer ON (recommended for external load) Buffer OFF (internal load)         16           Voltage output settling time         V <sub>REF</sub> = VDDS, buffer OFF, internal load         13           V <sub>REF</sub> = VDDS, buffer ON, external capacitive load = 20pF(2)         13.8           External capacitive load         20           External resistive load         10           Short circuit current         VDDS = 3.8V, DAC charge-pump OFF         50.8           VDDS = 3.0V, DAC charge-pump OFF         53.2           VDDS, buffer ON, CLK         VDDS = 2.0V, DAC charge-pump ON         48.7					
				88.9		
nterna	Load - Continuous Time Com	nparator / Low Power Clocked Comparator				
D	Differential nonlinearity	load = Continuous Time Comparator or Low Power Clocked Comparator	r or Low Power Clocked ±1		. 00(2)	
DNL	Differential nonlinearity	load = Continuous Time Comparator or Low Power Clocked Comparator		±1.2		LSB <sup>(3)</sup>
		V <sub>REF</sub> = VDDS = 3.8V		±0.64	3.8 250 1000	
		earity $V_{REF} = VDDS$ , load = Continuous Time Comparator or Low Power Clocked $Comparator$ $F_{DAC} = 250 \text{kHz}$ $V_{REF} = VDDS$ , load = Continuous Time Comparator or Low Power Clocked $Comparator$ $F_{DAC} = 16 \text{kHz}$ $V_{REF} = VDDS = 3.8V$ $V_{REF} = VDDS = 3.8V$ $V_{REF} = VDDS = 3.0V$ $V_{REF} = VDDS = 1.8V$ $V_{REF} = VDDS = 1.8V$ $V_{REF} = DCOUPL$ , precharge ON $V_{REF} = DCOUPL$ , precharge OFF				
		V <sub>REF</sub> = VDDS = 1.8V		±1.27		1.05(2)
		V <sub>REF</sub> = DCOUPL, precharge ON		±3.43	8 3.8 3.8 3.8 3.8 250 1000 13 13.8 20 200 400 50.8 51.7 53.2 48.7 70.2 46.3 88.9 ±11 ±1.2 ±0.64 ±0.81 ±1.27 ±3.43 ±2.88 ±2.37 ±0.78 ±0.77 ±3.46 ±3.44 ±4.70 ±4.11 ±1.53 ±1.71 ±2.10 ±6.00 ±3.85	LSB <sup>(3)</sup>
		V <sub>REF</sub> = DCOUPL, precharge OFF		±2.88		
		V <sub>REF</sub> = ADCREF		±2.37		
				±0.78		
		V <sub>REF</sub> = VDDS = 3.0V		±0.77		
		V <sub>REF</sub> = VDDS = 1.8V		±3.46		(0)
				±3.44		LSB <sup>(3)</sup>
	Load = Continuous Time Comparator  Offset error <sup>(4)</sup> Load = Low Power Clocked	V <sub>RFF</sub> = DCOUPL, precharge OFF		±4.70		
				±4.11		
		V <sub>REF</sub> = VDDS = 3.8V		±1.53		
	Load = Continuous Time	1				LSB <sup>(3)</sup>
	Comparator	TALL 71 0			250	
	Comparator	V <sub>REF</sub> = DCOUPL, precharge OFF		±3.85		

Submit Document Feedback



## 7.15.2.1 Digital-to-Analog Converter (DAC) Characteristics (continued)

 $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0V$ , unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		V <sub>REF</sub> = VDDS = 3.8V	±2.92		
	May and autout valtage	V <sub>REF</sub> =VDDS = 3.0V	±3.06		
	Max code output voltage variation <sup>(4)</sup>	V <sub>REF</sub> = VDDS = 1.8V	±3.91		LSB <sup>(3)</sup>
	Load = Low Power Clocked	V <sub>REF</sub> = DCOUPL, precharge ON	±7.84		LODG
	Comparator	V <sub>REF</sub> = DCOUPL, precharge OFF	±4.06	MAX	
		V <sub>REF</sub> = ADCREF	±6.94		
		V <sub>REF</sub> = VDDS = 3.8V, code 1	0.03		
		V <sub>REF</sub> = VDDS = 3.8V, code 255	3.62		
		V <sub>REF</sub> = VDDS = 3.0V, code 1	0.02		
		V <sub>REF</sub> = VDDS = 3.0V, code 255	2.86		
		V <sub>REF</sub> = VDDS = 1.8V, code 1	0.01		
	Output voltage range <sup>(4)</sup>	V <sub>REF</sub> = VDDS = 1.8V, code 255	1.71		.,
	Load = Continuous Time Comparator	V <sub>REF</sub> = DCOUPL, precharge OFF, code 1	0.01		V
		V <sub>REF</sub> = DCOUPL, precharge OFF, code 255	1.21		
		V <sub>REF</sub> = DCOUPL, precharge ON, code 1	1.27		
		V <sub>REF</sub> = DCOUPL, precharge ON, code 255	2.46		
		V <sub>REF</sub> = ADCREF, code 1	0.01		
		V <sub>REF</sub> = ADCREF, code 255	1.41		
		V <sub>REF</sub> = VDDS = 3.8V, code 1	0.03		
		V <sub>REF</sub> = VDDS = 3.8V, code 255	3.61		
		V <sub>REF</sub> = VDDS = 3.0V, code 1	0.02		
		V <sub>REF</sub> = VDDS = 3.0V, code 255	2.85	5 1 1	
		V <sub>REF</sub> = VDDS = 1.8V, code 1	0.01		
	Output voltage range <sup>(4)</sup>	V <sub>REF</sub> = VDDS = 1.8V, code 255	1.71		
	Load = Low Power Clocked Comparator	V <sub>REF</sub> = DCOUPL, precharge OFF, code 1	0.01		V
		V <sub>REF</sub> = DCOUPL, precharge OFF, code 255	1.21		
		V <sub>REF</sub> = DCOUPL, precharge ON, code 1	1.27		
		V <sub>REF</sub> = DCOUPL, precharge ON, code 255	2.46		
		V <sub>REF</sub> = ADCREF, code 1	0.01		
		V <sub>REF</sub> = ADCREF, code 255	1.41		
terna	al Load (Keysight 34401A Mult	timeter)			
		V <sub>REF</sub> = VDDS, F <sub>DAC</sub> = 250kHz	±1		
_	Integral nonlinearity	V <sub>REF</sub> = DCOUPL, F <sub>DAC</sub> = 250kHz	±1		LSB(3)
		V <sub>REF</sub> = ADCREF, F <sub>DAC</sub> = 250kHz	±1		
IL.	Differential nonlinearity	V <sub>REF</sub> = VDDS, F <sub>DAC</sub> = 250kHz	±1		LSB <sup>(3)</sup>
		V <sub>REF</sub> = VDDS = 3.8V	±0.20		
		V <sub>REF</sub> = VDDS = 3.0V	±0.25		
		V <sub>REF</sub> = VDDS = 1.8V	±0.45		(0)
	Offset error	V <sub>REF</sub> = DCOUPL, precharge ON	±1.55		LSB <sup>(3)</sup>
		V <sub>REF</sub> = DCOUPL, precharge OFF	±1.30		
		V <sub>REF</sub> = ADCREF	±1.10		
		V <sub>REF</sub> = VDDS = 3.8V	±0.60		
		$V_{REF} = VDDS = 3.0V$	±0.55		
	Max code output voltage	V <sub>REF</sub> = VDDS = 1.8V	±0.60		
	variation	V <sub>REF</sub> = DCOUPL, precharge ON	±3.45		LSB <sup>(3)</sup>
		V <sub>REF</sub> = DCOUPL, precharge OFF	±2.10		
		V <sub>REF</sub> = ADCREF	±1.90		



## 7.15.2.1 Digital-to-Analog Converter (DAC) Characteristics (continued)

 $T_c$  = 25°C,  $V_{DDS}$  = 3.0V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V <sub>REF</sub> = VDDS = 3.8V, code 1		0.03		
	V <sub>REF</sub> = VDDS = 3.8V, code 255		3.61		
	V <sub>REF</sub> = VDDS = 3.0V, code 1		0.02		
	V <sub>REF</sub> = VDDS = 3.0V, code 255		2.85		
	V <sub>REF</sub> = VDDS = 1.8V, code 1		0.02		
Output voltage range Load = Low Power Clocked	V <sub>REF</sub> = VDDS = 1.8V, code 255		1.71		V
Comparator	V <sub>REF</sub> = DCOUPL, precharge OFF, code 1		0.02		V
	V <sub>REF</sub> = DCOUPL, precharge OFF, code 255		1.20		
	V <sub>REF</sub> = DCOUPL, precharge ON, code 1		1.27		
	V <sub>REF</sub> = DCOUPL, precharge ON, code 255		2.46		
	V <sub>REF</sub> = ADCREF, code 1		0.02		
	V <sub>REF</sub> = ADCREF, code 255		1.42		

- Keysight 34401A Multimeter.
- (2)
- A load > 20pF will increases the settling time. 1 LSB ( $V_{REF}$  3.8V/3.0V/1.8V/DCOUPL/ADCREF) = 14.10mV/11.13 mV/6.68mV/4.67 mV/5.48mV. (3)
- Includes comparator offset. (4)

Submit Document Feedback



## 7.15.3 Temperature and Battery Monitor

## 7.15.3.1 Temperature Sensor

Measured on a Texas Instruments reference design with  $T_c$  = 25°C,  $V_{DDS}$  = 3.0V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			2		°C
Accuracy	-40 °C to 0 °C		±5.0		°C
Accuracy	0 °C to 105°C		±3.5		°C
Supply voltage coefficient <sup>(1)</sup>			3.6		°C/V

<sup>(1)</sup> The temperature sensor is automatically compensated for VDDS variation when using the TI-provided driver.

## 7.15.3.2 Battery Monitor

Measured on a Texas Instruments reference design with  $T_c = 25$ °C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			25		mV
Range		1.8		3.8	V
Integral nonlinearity (max)			23		mV
Accuracy	VDDS = 3.0V		22.5		mV
Offset error			-32		mV
Gain error			-1%		_



#### 7.15.4 Comparators

## 7.15.4.1 Low-Power Clocked Comparator

 $T_c = 25$ °C,  $V_{DDS} = 3.0$ V, unless otherwise noted.

-t = -t, tops -tiet, amines take metali									
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
Input voltage range		0		V <sub>DDS</sub>	V				
Clock frequency			SCLK_LF						
Internal reference voltage <sup>(1)</sup>	Using internal DAC with VDDS as reference voltage, DAC code = 0 - 255		0.024 - 2.865		V				
Offset	Measured at V <sub>DDS</sub> / 2, includes error from internal DAC		±5		mV				
Decision time	Step from –50mV to 50mV		1		Clock Cycle				

<sup>(1)</sup> The comparator can use an internal 8 bits DAC as its reference. The DAC output voltage range depends on the reference voltage selected. See DAC Characteristics.

#### 7.15.4.2 Continuous Time Comparator

 $T_c = 25$ °C,  $V_{DDS} = 3.0$ V, unless otherwise noted.

<u>. (                                   </u>					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range <sup>(1)</sup>		0		$V_{DDS}$	V
Offset	Measured at V <sub>DDS</sub> / 2		±5		mV
Decision time	Step from –10mV to 10mV		0.78		μs
Current consumption	Internal reference		8.6		μA

<sup>(1)</sup> The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using the DAC.

#### 7.15.5 Current Source

#### 7.15.5.1 Programmable Current Source

 $T_c = 25$ °C,  $V_{DDS} = 3.0$ V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Current source programmable output range (logarithmic range)		0.25 - 20		μA
Resolution		0.25		μA

Product Folder Links: CC2674P10



## 7.15.6 GPIO

# 7.15.6.1 GPIO DC Characteristics


PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
T <sub>A</sub> = 25°C, V <sub>DDS</sub> = 1.8V			
GPIO VOH at 8mA load	IOCURR = 2, high-drive GPIOs only	1.56	V
GPIO VOL at 8mA load	IOCURR = 2, high-drive GPIOs only	0.24	V
GPIO VOH at 4mA load	IOCURR = 1	1.59	V
GPIO VOL at 4mA load	IOCURR = 1	0.21	V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0V	73	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	19	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.08	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	0.73	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.35	V
T <sub>A</sub> = 25°C, V <sub>DDS</sub> = 3.0V			
GPIO VOH at 8mA load	IOCURR = 2, high-drive GPIOs only	2.59	V
GPIO VOL at 8mA load	IOCURR = 2, high-drive GPIOs only	0.42	V
GPIO VOH at 4mA load	IOCURR = 1	2.63	V
GPIO VOL at 4mA load	IOCURR = 1	0.40	V
T <sub>A</sub> = 25°C, V <sub>DDS</sub> = 3.8V			
GPIO pullup current	Input mode, pullup enabled, Vpad = 0V	282	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	110	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.97	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	1.55	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.42	V
T <sub>A</sub> = 25°C	•		
VIH	Lowest GPIO input voltage reliably interpreted as a High	0.8*V <sub>DDS</sub>	V
VIL	Highest GPIO input voltage reliably interpreted as a Low	0.2*V <sub>DDS</sub>	V



#### 7.16 Typical Characteristics


All measurements in this section are done with  $T_c$  = 25°C and  $V_{DDS}$  = 3.0V, unless otherwise noted. See *Recommended Operating Conditions*, Section 7.3, for device limits. Values exceeding these limits are for reference only.

#### 7.16.1 MCU Current





### 7.16.2 RX Current





### 7.16.3 TX Current




Figure 7-8. TX Current vs. Temperature (BLE 1Mbps, 2.44GHz, 0dBm)




Figure 7-9. TX Current vs.
Temperature (BLE 1Mbps, 2.44GHz, +10dBm PA, RSK package)




Figure 7-10. TX Current vs.
Temperature (BLE 1 Mbps, 2.44GHz, +20dBm PA, VDDS = 3.3V, RGZ package)




Figure 7-11. TX Current vs. Supply Voltage (VDDS) (BLE 1 Mbps, 2.44GHz, 0dBm)






Figure 7-12. TX Current vs.
Supply Voltage (VDDS) (BLE 1Mbps, 2.44GHz, +10dBm PA, RSK package)




Figure 7-13. TX Current vs.
Supply Voltage (VDDS) (BLE 1 Mbps, 2.44GHz, +20dBm PA, RGZ package)



Table 7-1 shows the typical TX current and output power for different output power settings for the RGZ (7mm × 7mm) package.

Table 7-1. Typical TX Current and Output Power (2.4GHz, VDDS = 3.0V, RGZ package)

CC2674P10 RGZ at 2.4GHz, VDDS = 3.0V (Measured on CC1354P10EM-XD7793-XD24-PA9093)									
txPower	TX POWER SETTING (SmartRF Studio)	TYPICAL OUTPUT POWER [dBm]	TYPICAL CURRENT CONSUMPTION [mA]						
0x003F	5	5.0	9.8						
0x8A2C	4	4.3	9.2						
0x731C	3	3.1	8.4						
0x6015	2	2.1	7.8						
0x4661	1	0.7	7.3						
0x385D	0	-0.1	7.0						
0x2E55	-3	-2.5	6.2						
0x2095	-5	-4.8	5.7						
0x2093	-6	-5.8	5.5						
0x188E	-9	-8.9	5.0						
0x0ED3	-10	-9.7	5.0						
0x0ED0	-12	-11.7	4.7						
0x08CC	-15	-15.2	4.4						
0x08C9	-18	-18.4	4.2						
0x08C8	-20	-19.7	4.2						

Table 7-2. Typical TX Current and Output Power (2.4GHz, VDDS = 3.3V, RGZ package, +20dBm PA)

	CC2674P10 RGZ at 2.4GHz, VDDS = 3.3V (Measured on CC1352-7PEM-XD7793-XD24-PA24)										
txPower	TX POWER SETTING (SmartRF Studio)	TYPICAL OUTPUT POWER [dBm]	TYPICAL CURRENT CONSUMPTION [mA]								
0x3F75F5	20	19.6	102								
0x3F61E2	19	18.3	86								
0x3047E0	18	17.4	79								
0x1B4FE5	17	16.3	71								
0x1B39DE	16	15.2	63								
0x1B2FDA	15	14.3	58								
0x1B27D6	14	13.2	52								

Table 7-3. Typical TX Current and Output Power (2.4GHz, VDDS = 3.0V, RSK package)

CC2674P10 RSK at 2.4GHz, VDDS = 3.0V (Measured on LP-EM-CC1354P10-1)										
txPower	TX POWER SETTING (SmartRF Studio)	TYPICAL OUTPUT POWER [dBm]	TYPICAL CURRENT CONSUMPTION [mA]							
0x003F	5	4.7	9.4							
0x8029	4	3.9	8.7							
0x5C1D	3	3.0	8.1							
0x4616	2	2.1	7.6							
0x3263	1	1.1	7.2							
0x2A5E	0	0.2	6.9							
0x1CE6	-3	-2.8	6.1							
0x1695	-5	-4.6	5.6							
0x1693	-6	-5.6	5.4							
0x0E8E	-9	-8.6	5.0							

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



Table 7-3. Typical TX Current and Output Power (2.4GHz, VDDS = 3.0V, RSK package) (continued)

14.5.5	table i or Typical interaction and Calpati one (2010)										
	CC2674P10 RSK at 2.4GHz, VDDS = 3.0V (Measured on LP-EM-CC1354P10-1)										
txPower TX POWER SETTING (SmartRF Studio) TYPICAL OUTPUT POWER [dBm] TYPICAL CURRENT CONS [mA]											
0x00D2	-10	-9.9	4.9								
0x088A	-12	-12.0	4.6								
0x08CC	-15	-14.6	4.4								
0x00C9	-18	-17.6	4.3								
0x00C7	-20	-20.2	4.1								


Table 7-4. Typical TX Current and Output Power (2.4GHz, VDDS = 3.0V, RSK package, +10dBm PA)

	CC2674P10 RSK at 2.4GHz, VDDS = 3.0V (Measured on LP-CC1354P-8x8-XD7793-XD24-PA24-10dBm)										
txPower	TX POWER SETTING (SmartRF Studio)	TYPICAL OUTPUT POWER [dBm]	TYPICAL CURRENT CONSUMPTION [mA]								
0x104F66	10	10.2	25								
0x103F5F	9	9.2	23								
0x10335A	8	8.1	21								
0x14285F	7	7,1	20								
0x144F2A	6	6.3	18								

Product Folder Links: CC2674P10





#### 7.16.4 RX Performance





#### 7.16.5 TX Performance








Figure 7-26. Output Power vs. Frequency (BLE 1Mbps, 0dBm)

Figure 7-27. Output Power vs. Frequency (BLE 1Mbps, +5dBm)





Figure 7-28. Output Power vs.
Frequency (BLE 1Mbps, +20dBm PA, VDDS = 3.3V, RGZ package)



#### 7.16.6 ADC Performance



# 8 Detailed Description

#### 8.1 Overview

CC2674P10 Block Diagram shows the core modules of the CC2674P10 device.

Throughout this section, see the Technical Reference Manual listed in Section 11.2 for more details.

### 8.2 System CPU

The CC2674P10 SimpleLink™ Wireless MCU contains an Arm® Cortex®-M33 system CPU with TrustZone®, which runs the application and the higher layers of radio protocol stacks.

The system CPU is the foundation of a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, and low power consumption while delivering outstanding computational performance and exceptional system response to interrupts.

Its features include the following:

- ARMv8-M architecture with TrustZone<sup>®</sup> security extension optimized for small-footprint embedded applications
- Arm Thumb®-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit Arm core in a compact memory size
- 8 regions of non-secure memory-protected regions
- 8 regions of secure memory-protected regions
- 4 regions of Security Attribute Unit (SAU)
- · Single-cycle multiply instruction and hardware divide
- Digital signal processing (DSP) extension
- IEEE 754-compliant single-precision Floating Point Unit (FPU)
- Fast code execution permits increased sleep mode time
- · Deterministic, high-performance interrupt handling for time-critical applications
- Full debug with data matching for watchpoint generation
  - Data Watchpoint and Trace Unit (DWT)
  - JTAG Debug Access Port (DAP)
  - Flash Patch and Breakpoint Unit (FPB)
- · Trace support reduces the number of pins required for debugging and tracing
  - Instrumentation Trace Macrocell Unit (ITM)
  - Trace Port Interface Unit (TPIU) with asynchronous serial wire output (SWO)
- · Optimized for single-cycle flash memory access
- Tightly connected to 8kB 4-way random replacement cache for minimal active power consumption and wait states
- Ultra-low-power consumption with integrated sleep modes
- · 48MHz operation

### 8.3 Radio (RF Core)

The RF Core is a highly flexible and future-proof radio module that contains an Arm Cortex-M0 processor that interfaces the analog RF and base-band circuitry, handles data to and from the system CPU side, and assembles the information bits in a given packet structure. The RF core offers a high-level, command-based API to the main CPU that configurations and data are passed through. The Arm Cortex-M0 processor is not programmable by customers and is interfaced through the TI-provided RF driver that is included with the SimpleLink Software Development Kit (SDK).

The RF core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main CPU, which reduces power and leaves more resources for the user application. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

The various physical layer radio formats are partly built as a software-defined radio where the radio behavior is either defined by radio ROM contents or by non-ROM radio formats delivered in the form of firmware patches with the SimpleLink SDKs. This allows the radio platform to be updated for support of future versions of standards even with over-the-air (OTA) updates while still using the same silicon.

### 8.3.1 Bluetooth 5.3 Low Energy

The RF Core offers full support for Bluetooth 5.3 Low Energy, including the high-speed 2Mbps physical layer and the 500kbps and 125kbps long-range PHYs (coded PHY) through the TI-provided Bluetooth 5.3 stack or a high-level Bluetooth API. The Bluetooth 5.3 PHY and part of the controller are in radio and system ROM, providing significant savings in memory usage and more space available for applications.

The new high-speed mode allows data transfers up to 2Mbps, twice the speed of Bluetooth 4.2 and five times the speed of Bluetooth 4.0, without increasing power consumption. In addition to faster speeds, this mode offers significant improvements for energy efficiency and wireless coexistence with reduced radio communication time.

Bluetooth 5.3 also enables unparalleled flexibility for adjustment of speed and range based on application needs, which capitalizes on the high-speed or long-range modes respectively. Data transfers are now possible at 2Mbps, enabling the development of applications using voice, audio, imaging, and data logging that were not previously an option using Bluetooth low energy. With high-speed mode, existing applications deliver faster responses, richer engagement, and longer battery life. Bluetooth 5.3 enables fast, reliable firmware updates.

#### 8.3.2 802.15.4 Thread, Zigbee, and 6LoWPAN

Through a dedicated IEEE radio API, the RF Core supports the 2.4GHz IEEE 802.15.4-2011 physical layer (2 Mchips per second Offset-QPSK with DSSS 1:8), used in Thread, Zigbee, and 6LoWPAN protocols. The 802.15.4 PHY and MAC are in radio and system ROM. TI also provides royalty-free protocol stacks for Thread and Zigbee as part of the SimpleLink SDK, enabling a robust end-to-end solution.

Copyright © 2025 Texas Instruments Incorporated

### 8.4 Memory

1024kB nonvolatile (Flash) memory provides storage for code and data in two banks. The flash memory is in-system programmable and erasable. The last flash memory sector must contain a Customer Configuration section (CCFG) that is used by boot ROM and TI-provided drivers to configure the device. This configuration is done through the ccfg.c source file that is included in all TI-provided examples.

The ultra-low leakage system static RAM (SRAM) is split into up to eight 32kB blocks and can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by default and included in Standby mode power consumption numbers. Parity checking for detection of bit errors in memory is built-in, which reduces chip-level soft errors and thereby increases reliability. Parity can be disabled for an additional 32kB that can be allocated for general-purpose SRAM. System SRAM is always initialized to zeroes upon code execution from boot.

To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-way nonassociative 8kB cache is enabled by default to cache and prefetch instructions read by the system CPU. The cache can be used as a general-purpose RAM by enabling this feature in the Customer Configuration Area (CCFG).

There is a 4kB ultra-low leakage SRAM available for use with the Sensor Controller Engine which is typically used for storing Sensor Controller programs, data, and configuration parameters. This RAM is also accessible by the system CPU. The Sensor Controller RAM is not cleared to zeroes between system resets.

The ROM includes a TI-RTOS kernel and low-level drivers, as well as significant parts of selected radio stacks, which free up flash memory for the application. The ROM also contains a serial (SPI and UART) bootloader that can be used for the initial programming of the device.

#### 8.5 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in both Standby and Active power modes. The peripherals in this domain can be controlled by the Sensor Controller Engine, which is a proprietary power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously; thereby significantly reducing power consumption and offloading the system CPU.

The Sensor Controller Engine is user-programmable with a simple programming language that has syntax similar to C. This programmability allows for sensor polling and other tasks to be specified as sequential algorithms rather than the static configuration of complex peripheral modules, timers, DMA, register programmable state machines, or event routing.

The main advantages are:

- · Flexibility—Data can be read and processed in unlimited manners while still ensuring ultra-low power.
- 2MHz low-power mode enables the lowest possible handling of digital sensors
- Dynamic reuse of hardware resources
- · 40-bit accumulator supporting multiplication, addition, and shift
- · Observability and debugging options

Sensor Controller Studio is used to write, test, and debug code for the Sensor Controller. The tool produces C driver source code, which the System CPU application uses to control and exchange data with the Sensor Controller. Typical use cases may be (but are not limited to) the following:

- Read analog sensors using integrated ADC or comparators
- Interface digital sensors using GPIOs, SPI, UART, or I<sup>2</sup>C (UART and I<sup>2</sup>C are bit-banged)
- · Capacitive sensing
- · Waveform generation
- Very low-power pulse counting (flow metering)
- Key scan

The peripherals in the Sensor Controller include the following:



- The low-power clocked comparator can be used to wake the system CPU from any state in which the
  comparator is active. A configurable internal reference DAC can be used in conjunction with the comparator.
  The output of the comparator can also be used to trigger an interrupt or the ADC.
- Capacitive sensing functionality is implemented through the use of a constant current source, a time-to-digital
  converter, and a comparator. The continuous time comparator in this block can also be used as a higheraccuracy alternative to the low-power clocked comparator. The Sensor Controller takes care of baseline
  tracking, hysteresis, filtering, and other related functions when these modules are used for capacitive
  sensing.
- The ADC is a 12-bit 200ksps ADC with eight inputs and a built-in voltage reference. The ADC can be triggered by many different sources including timers, I/O pins, software, and comparators.
- The analog modules can connect to up to eight different GPIOs.
- Dedicated SPI master with up to 6MHz clock speed.

The peripherals in the Sensor Controller can also be controlled from the main application processor.

### 8.6 Cryptography

The CC2674P10 device comes with a wide set of modern cryptography-related hardware accelerators, drastically reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations runs in a background hardware thread.

Together with a large selection of open-source cryptography libraries provided with the software development kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform. The hardware accelerator modules are:

- True Random Number Generator (TRNG) module provides a true, nondeterministic noise source for the
  purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is
  built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.
- Secure Hash Algorithm 2 (SHA-2) with support for SHA224, SHA256, SHA384, and SHA512.
- Advanced Encryption Standard (AES) with 128-bit, 192-bit, and 256-bit key lengths.
- Public Key Accelerator—Hardware accelerator supporting mathematical operations needed for elliptic curves up to 512 bits.

Through use of these modules and the TI provided cryptography drivers, the following capabilities are available for an application or stack:

#### Key Agreement Schemes

- Elliptic Curve Diffie—Hellman with static or ephemeral keys (ECDH and ECDHE)
- Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)

#### Signature Processing

- Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)
- Edwards-curve Digital Signature Algorithm (EdDSA)

#### Curve Support

- Short Weierstrass form, such as:
  - NIST-P224 (secp224r1), NIST-P256 (secp256r1), NIST-P384 (secp384r1), NIST-P521 (secp521r1)
  - Brainpool-256R1, Brainpool-384R1, Brainpool-512R1
- Montgomery form, such as:
  - Curve25519
- Twisted Edwards form, such as:
  - Ed25519

### Message Authentication Codes

- AEC CBC-MAC
- AFS CMAC
- HMAC with SHA224, SHA256, SHA384, and SHA512
- Block cipher mode of operation

Product Folder Links: CC2674P10



- AES CCM and AES CCM-Star
- AES GCM
- AES ECB
- AES CBC
- AES CTR

### Hash Algorithm

- SHA224
- SHA256
- SHA384
- SHA512

### True random number generation

Other capabilities, such as RSA encryption and signatures (using keys as large as 2048 bits) as well as other ECC curves such as Curve1174, can be implemented using the provided public key accelerator but are not part of the TI SimpleLink SDK for the CC2674P10 device.

#### 8.7 Timers

A large selection of timers are available as part of the CC2674P10 device. These timers are:

### Real-Time Clock (RTC)

A 70-bit 3-channel timer running on the 32kHz low-frequency system clock (SCLK\_LF). This timer is available in all power modes except Shutdown. The timer can be calibrated to compensate for frequency drift when using the LF RCOSC as the low-frequency system clock. If an external LF clock with a frequency different from 32.768kHz is used, the RTC tick speed can be adjusted to compensate for this. When using TI-RTOS, the RTC is used as the base timer in the operating system and should thus only be accessed through the kernel APIs such as the Clock module. The real-time clock can also be read by the Sensor Controller Engine to timestamp sensor data and also has dedicated capture channels. By default, the RTC halts when a debugger halts the device.

#### General Purpose Timers (GPTIMER)

The four flexible GPTIMERs can be used as either  $4 \times 32$ -bit timers or  $8 \times 16$ -bit timers, all running on up to 48MHz. Each of the 16- or 32-bit timers supports a wide range of features such as one-shot or periodic counting, pulse width modulation (PWM), time counting between edges, and edge counting. The inputs and outputs of the timer are connected to the device event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA, and ADC. The GPTIMERs are available in Active and Idle power modes.

#### Sensor Controller Timers

The Sensor Controller contains three timers:

The Sensor Controller contains three timers: AUX Timers 0 and 1 are 16-bit timers with a 2<sup>N</sup> prescaler. Timers can either increment on a clock or each edge of a selected tick source. Both one-shot and periodical timer modes are available.

AUX Timer 2 is a 16-bit timer that can operate at 24MHz, 2MHz, or 32kHz independent of the Sensor Controller functionality. There are four capture or compare channels, which can be operated in one-shot or periodical modes. The timer can be used to generate events for the Sensor Controller Engine or the ADC, as well as for PWM output or waveform generation.

#### Radio Timer

A multichannel 32-bit timer running at 4MHz is available as part of the device radio. The radio timer is typically used as the timing base in wireless network communication using the 32-bit timing word as the network time. The radio timer is synchronized with the RTC by using a dedicated radio API when the device radio is turned on or off. This ensures that for a network stack, the radio timer seems to always be running when the radio is enabled. The radio timer is in most cases used indirectly through the trigger time fields

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



in the radio APIs and should only be used when running the accurate 48MHz high-frequency crystal is the source of SCLK HF.

### **Watchdog Timer**

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. It is typically used to generate an interrupt and reset the device for the case where periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 1.5MHz clock rate and cannot be stopped once enabled. The watchdog timer continues to run in Standby power mode but pauses when a debugger halts the device.

### Always On Watchdog Timer (AON\_WDT)

The Always On Watchdog Timer is used during standby to regain control when the system has failed due to a software error or failure of an external device to respond in the expected way. It generates a reset when its configured time-out counter reaches zero and cannot be stopped once started, unless by asserting a device reset. The Always-on watchdog timer runs in Standby power mode and may pause when a debugger halts the device.

Product Folder Links: CC2674P10

### 8.8 Serial Peripherals and I/O

The SPI interface provides a standardized synchronous serial interface to communicate with devices compatible with SPI (3 and 4 wire), MICROWIRE and TI Synchronous Serial Format. The SPIs support master/slave operation up to 12MHz, programmable clock bit rate with prescaler, as well as configurable phase and polarity.

The UART interface implements universal asynchronous receiver and transmitter functions. The UART supports flexible baud-rate generation up to a maximum of 3Mbps with FIFO, multiple data sizes, stop, and parity bits as well as hardware handshake.

The I<sup>2</sup>S interface provides a standardized interface to exchange digital audio with devices compatible with this standard, including ADCs, DACs, and CODECs. The I<sup>2</sup>S can also receive pulse-density modulation (PDM) data from devices such as digital microphones and perform conversion to PCM data.

The I<sup>2</sup>C interface enables low-speed serial communications with devices compatible with the I<sup>2</sup>C standard. The I<sup>2</sup>C interface can handle both standard (100kHz) and fast (400kHz) speeds, as well as four modes of operation: master transmit/receive and slave transmit/receive.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in **bold** in Section 6. All digital peripherals can be connected to any digital pin on the device.

### 8.9 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC2674P10 device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage goes outside defined windows. These events can also be used to wake up the device from Standby mode through the always-on (AON) event fabric.

#### 8.10 µDMA

The device includes a direct memory access ( $\mu$ DMA) controller. The  $\mu$ DMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform a transfer between memory and peripherals. The  $\mu$ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the µDMA controller include the following (this is not an exhaustive list):

- · Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- Data sizes of 8 bits, 16 bits, and 32 bits
- Ping-pong mode for continuous streaming of data

#### 8.11 Debug

The debug subsystem implements two IEEE standards for debug and test purposes:

IEEE 1149.7 Class 4: Reduced-pin and Enhanced-functionality Test Access Port and Boundary-scan Architecture. This is known by the acronym cJTAG (compact JTAG) and this device uses only two pins to communicate with the target: TMS (JTAG\_TMSC) and TCK (JTAG\_TCKC). This is the default mode of operation.

IEEE standard 1149.1: Test Access Port and Boundary Scan Architecture Test Access Port (TAP). This standard is known by the acronym JTAG and this device uses four pins to communicate with the target: TMS (JTAG\_TMSC), TCK (JTAG\_TCKC), TDI (JTAG\_TDI), and TDO (JTAG\_TDO).

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

The debug subsystem also implements a user-configurable firewall to control unauthorized access to debug/test ports.

Also featured is **EnergyTrace/EnergyTrace++**. This technology implements an improved method for measuring MCU current consumption, which features a very high dynamic range (from sub-µA to hundreds of mA), high sample rate (up to 256 kSamples/s), and the ability to track the CPU and peripheral power states.

Two modes of operation can be configured. **EnergyTrace** measures the overall MCU current consumption and allows maximum accuracy and speed to track ultra-low-power states as well as the fast power transitions during radio transmission and reception. EnergyTrace++ tracks the various power states of both the CPU and its Peripherals as well as the system clocks, allowing close monitoring of the overall device activity.

### 8.12 Power Management

To minimize power consumption, the CC2674P10 supports a number of power modes and power management features (see Table 8-1).

MODE	SOFT	RESET PIN				
MODE	ACTIVE	IDLE	STANDBY	SHUTDOWN	HELD	
CPU	Active	Off	Off	Off	Off	
Flash	On	Available	Off	Off	Off	
SRAM	On	On	Retention	Off	Off	
Supply System	On	On	Duty Cycled	Off	Off	
Register and CPU retention	Full	Full	Partial	No	No	
SRAM retention	Full	Full	Full	No	No	
48MHz high-speed clock (SCLK_HF)	or RCOSC_HF	or RCOSC_HF	Off	Off	Off	
2MHz medium-speed clock (SCLK_MF)	RCOSC_MF	RCOSC_MF	Available	Off	Off	
32kHz low-speed clock (SCLK_LF)	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	Off	Off	
Peripherals	Available	Available	Off	Off	Off	
Sensor Controller	Available	Available	Available	Off	Off	
Wake-up on RTC	Available	Available	Available	Off	Off	
Wake-up on pin edge	Available	Available	Available	Available	Off	
Wake-up on reset pin	On	On	On	On	On	
Brownout detector (BOD)	On	On	Duty Cycled	Off	Off	
Power-on reset (POR)	On	On	On	Off	Off	
Watchdog timer (WDT)	Available	Available	Paused	Off	Off	
Always-on Watchdog timer (AON_WDT)	Available	Available	Available	Off	Off	

**Table 8-1. Power Modes** 

In Active mode, the application system CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see Table 8-1).

In Idle mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.

In Standby mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor Controller event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

Product Folder Links: CC2674P10

In **Shutdown** mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.

The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller independently of the system CPU. This means that the system CPU does not have to wake up, for example, to perform an ADC sampling or poll a digital sensor over SPI, thus saving both current and wake-up time that would otherwise be wasted. The Sensor Controller Studio tool enables the user to program the Sensor Controller, control its peripherals, and wake up the system CPU as needed. All Sensor Controller peripherals can also be controlled by the system CPU.

#### Note

The power, RF, and clock management for the CC2674P10 device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC2674P10 software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with TI-RTOS (optional), device drivers, and examples is offered free of charge in the source code.

### 8.13 Clock Systems

The CC2674P10 device has several internal system clocks.

SCLK\_MF is an internal 2MHz clock that is used by the Sensor Controller in low-power mode and also for internal power management circuitry. The SCLK\_MF clock is always driven by the internal 2MHz RC oscillator (RCOSC MF).

SCLK\_LF is the 32.768kHz internal low-frequency system clock. It can be used by the Sensor Controller for ultra-low-power operation and is also used for the RTC and to synchronize the radio timer before or after Standby power mode. SCLK\_LF can be driven by the internal 32.8kHz RC Oscillator (RCOSC\_LF), a 32.768kHz watch-type crystal, or a clock input on any digital IO.

When using a crystal or the internal RC oscillator, the device can output the 32kHz SCLK\_LF signal to other devices, thereby reducing the overall system cost.

### 8.14 Network Processor

Depending on the product configuration, the CC2674P10 device can function as a wireless network processor (WNP), a device running the wireless protocol stack with the application running on a separate host MCU, or as a system-on-chip (SoC) with the application and protocol stack running on the system CPU inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

# 9 Application, Implementation, and Layout

#### Note

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

For general design guidelines and hardware configuration guidelines, refer to CC13xx/CC26xx Hardware Configuration and PCB Design Considerations Application Report.

### 9.1 Reference Designs

The following reference designs should be followed closely when implementing designs using the CC2674P10 device.

Special attention must be paid to RF component placement, decoupling capacitors, and DC/DC regulator components, as well as ground connections for all of these.

All the CC1354P10 device reference designs are also applicable to the CC2674P10 device by simply disregarding the Sub-1GHz RF circuitry. For the CC2674P10 device, the RF\_P\_SUB\_1GHz and RF N SUB 1GHz pins must be left unconnected.

CC1352PEM-XD7793-
XD24-PA9093 Design Files

The CC1352PEM-XD7793-XD24-PA9093 reference design provides schematic, layout, and production files for the characterization board used for deriving the performance number found in this document. This board includes tuning for 915MHz on the high-power PA output.

### CC1352PEM-XD7793-XD24-PA24 Design Files

The CC1352PEM-XD7793-XD24-PA24 reference design provides schematic, layout, and production files for the characterization board used for deriving the performance number found in this document. This board includes tuning for 2.4GHz on the high-power PA output.

### LP-EM-CC1354P10-1 **Design Files**

Detailed schematics and layouts for the multiband CC1354P10 LaunchPad evaluation board featuring 868/915MHz RF matching on the 20dBm PA output and up to 5dBm TX power at 2.4GHz.

## LP-EM-CC1354P10-6 **Design Files**

Detailed schematics and layouts for the multiband CC1354P10 LaunchPad evaluation board featuring 2.4GHz RF matching optimized for 10dBm operation on the 20dBm PA output and up to 13dBm TX power at 433MHz.

# Sub-1GHz and 2.4GHz Antenna Kit for LaunchPad™ Development 2.4GHz, including: Kit and SensorTag

The antenna kit allows real-life testing to identify the optimal antenna for your application. The antenna kit includes 16 antennas for frequencies from 169MHz to

- PCB antennas
- Helical antennas
- Chip antennas
- Dual-band antennas for 868MHz and 915MHz combined with 2.4GHz

The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad Development Kits and SensorTags.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

### 9.2 Junction Temperature Calculation

This section shows the different techniques for calculating the junction temperature under various operating conditions. For more details, see Semiconductor and IC Package Thermal Metrics.

There are three recommended ways to derive the junction temperature from other measured temperatures:

1. From package temperature:

$$T_I = \psi_{\text{IT}} \times P + T_{\text{case}} \tag{1}$$

2. From board temperature:

$$T_I = \psi_{\rm IB} \times P + T_{\rm board} \tag{2}$$

3. From ambient temperature:

$$T_I = R_{\theta IA} \times P + T_A \tag{3}$$

P is the power dissipated from the device and can be calculated by multiplying current consumption with supply voltage. Thermal resistance coefficients are found in Section 7.8.

#### Example:

Using Equation 3, the temperature difference between ambient temperature and junction temperature is calculated. In this example, we assume a simple use case where the radio is transmitting continuously at 10dBm output power for the RSK package. Let us assume the ambient temperature is 105°C and the supply voltage is 3V. To calculate P, we need to look up the current consumption for Tx at 105°C in Section 7.16. From the plot, we see that the current consumption is 32mA. This means that P is 32mA × 3V = 96mW.

The junction temperature is then calculated as:

$$T_I = 23.4^{\circ}C/_W \times 96mW + T_A = 2.3^{\circ}C + T_A$$
 (4)

As can be seen from the example, the junction temperature is 2.3°C higher than the ambient temperature when running continuous Tx at 105°C and, thus, well within the recommended operating conditions.

For various application use cases, current consumption for other modules may have to be added to calculate the appropriate power dissipation. For example, the MCU may be running simultaneously as the radio, peripheral modules may be enabled, and so on. Typically, the easiest way to find the peak current consumption, and thus the peak power dissipation in the device, is to measure as described in Measuring CC13xx and CC26xx current consumption.

# 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

#### **10.1 Device Nomenclature**

To designate the stages in the product development cycle, TI assigns prefixes to all part numbers and date-code. Each device has one of three prefixes/identifications: X, P, or null (no prefix) (for example, XCC2674P10 is in preview; therefore, an X prefix/identification is assigned).

Device development evolutionary flow:

- **X** An experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

**null** The production version of the silicon die that is fully qualified.

Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *RGZ*).

For orderable part numbers of *CC2674P10* devices in the RGZ (7mm × 7mm) or RSK (8mm x 8mm) package types, see the *Package Option Addendum* of this document, the Device Information in Section 3, the TI website (www.ti.com), or contact your TI sales representative.




Figure 10-1. Device Nomenclature

#### 10.2 Tools and Software

The CC2674P10 device is supported by a variety of software and hardware development tools.

### **Development Kit**

CC1354P10-6 LaunchPad™ Development Kit

The CC1354P10-6 LaunchPad<sup>™</sup> Development Kit enables the development of high-performance wireless applications in the 863MHz to 930MHz and 2.4GHz frequency bands that benefit from low-power operation. The kit features the CC1354P10 multiband and multiprotocol SimpleLink<sup>™</sup> Wireless MCU with an integrated High-Power Amplifier. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors,

Product Folder Links: CC2674P10



displays, and more. The built-in EnergyTrace<sup>™</sup> software is an energy-based code analysis tool that measures and displays the application's energy profile and helps to optimize it for ultra-low power consumption.

The RF configuration of the LaunchPad enables up to +14dBm output power for 863MHz to 930MHz and +10dBm output power for 2.4GHz (it can be extended to +20dBm with a change of parts on the RF filter).

LP-XDS110 LaunchPad™ Debug Probe

The LP-XDS110 LaunchPad<sup>™</sup> Debug Probe enables the development of high-performance wireless applications in the entire family of LP-EM LaunchPad<sup>™</sup> development boards. Featuring a seamless connection with the new 20-pin LP-EM Debug connector, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel for maximum debugging flexibility. It also features an Arm<sup>®</sup> 10-pin Debug connector to perform debugging on any custom board.

LP-XDS110ET LaunchPad™ Debug Probe

The LP-XDS110ET LaunchPad™ Debug Probe enables the development of high-performance wireless applications in the entire family of LP-EM LaunchPad™ development boards. Featuring a seamless connection with the new 20-pin LP-EM Debug connector, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel for maximum debugging flexibility. In addition, it also features an Arm® 10-pin Debug connector to perform debugging on any custom board. This Debug Probe also features the XDS110 EnergyTrace™ technology, which is a new method for measuring the current consumption that captures the complete operational profile of the wireless MCU.

TMDSEMU110-U Debug Probe

The TMDSEMU110-U Debug Probe enables the development of high-performance wireless applications in the entire family of SimpleLink™ LaunchPad™ development boards. Featuring a convenient enclosure, which grants the proper mechanical robustness for field and production environments, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel and four GPIOs for maximum debugging flexibility. In addition, the expansion connector allows using the TMDSEMU110-ETH addon (sold separately), which adds the full-featured XDS110 EnergyTrace™ technology with variable supply voltage from 1.8V to 3.6V and up to 800mA of supply current. The XDS110 EnergyTrace™ technology is a new method for measuring the current consumption that captures the complete operational profile of the wireless MCU.

#### **Software**

SimpleLink™ LOWPOWER F2 SDK

The SimpleLink™ LOWPOWER F2 Software Development Kit (SDK) provides a complete package for the development of wireless applications on the CC13XX / CC26XX family of devices. The SDK includes a comprehensive software package for the CC2674P10 device, including the following protocol stacks:

- Bluetooth Low Energy 4 and 5.3
- Thread (based on OpenThread)
- TI Z-Stack (Zigbee 3.0)
- TI 15.4-Stack—an IEEE 802.15.4-based star networking solution for Sub-1GHz and 2.4GHz
- EasyLink a large set of building blocks for building proprietary RF software stacks
- Multiprotocol support—concurrent operation between stacks using the Dynamic Multiprotocol Manager (DMM)
- TI Wi-SUN FAN Stack
- Matter

The SimpleLink™ LOWPOWER F2 SDK is part of TI's SimpleLink™ MCU platform, offering a single development environment that delivers flexible hardware, software, and tool options



for customers developing wired and wireless applications. For more information about the SimpleLink™ MCU Platform, visit ti.com/simplelink.

### **Development Tools**

Code Composer Studio™ Integrated Development Environment (IDE)

Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse® software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

CCS has support for all SimpleLink<sup>™</sup> Wireless MCUs and includes support for EnergyTrace<sup>™</sup> software (application energy usage profiling). A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink<sup>™</sup> SDK.

Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit.

Code Composer Studio™ Cloud IDE

Code Composer Studio (CCS) Cloud is a web-based IDE that allows you to create, edit, and build CCS and Energia<sup>™</sup> projects. After you have successfully built your project, you can download and run on your connected LaunchPad. Basic debugging, including features like setting breakpoints and viewing variable values, is now supported with CCS Cloud.

IAR Embedded Workbench® for Arm®

IAR Embedded Workbench<sup>®</sup> is a set of development tools for building and debugging embedded system applications using Assembler, C, and C++. It provides a completely integrated development environment that includes a project manager, editor, and build tools. IAR has support for all SimpleLink<sup>™</sup> Wireless MCUs. It offers broad debugger support, including XDS110, IAR I-jet<sup>™</sup>, and Segger J-Link<sup>™</sup>. A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink<sup>™</sup> SDK. IAR is also supported out-of-the-box on most software examples provided as part of the SimpleLink<sup>™</sup> SDK.

A 30-day evaluation or a 32kB size-limited version is available through iar.com.

SmartRF™ Studio 7

SmartRF™ Studio 7 is a Windows® application that can be used to evaluate and configure SimpleLink™ Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for the generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application or together with applicable evaluation boards or debug probes for the RF device. Features of the SmartRF Studio include:

- Link tests—send and receive packets between nodes
- Antenna and radiation tests—set the radio in continuous wave TX and RX states
- Export radio configuration code for use with the TI SimpleLink<sup>™</sup> SDK RF driver
- Custom GPIO configuration for signaling and control of external switches

#### Sensor Controller Studio

Sensor Controller Studio is used to write, test, and debug code for the Sensor Controller peripheral. The tool generates a Sensor Controller Interface driver, which is a set of C source files that are compiled into the System CPU application. These source files also contain the Sensor Controller binary image and allow the System CPU application to control and exchange data with the Sensor Controller. Features of the Sensor Controller Studio include:



- Ready-to-use examples for several common use cases
- Full toolchain with built-in compiler and assembler for programming in a C-like programming language
- · Provides rapid development by using the integrated sensor controller task testing and debugging functionality, including visualization of sensor data and verification of algorithms

#### UniFlash

UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. UniFlash is available free of charge.

### 10.2.1 SimpleLink™ Microcontroller Platform

The SimpleLink™ microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm® MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software, and tool options for your IoT applications. Invest once in the SimpleLink™ software development kit and use throughout your entire portfolio. Learn more on ti.com/simplelink.

## 10.3 Documentation Support

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate to the device product folder on ti.com/product/CC2674P10. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as follows.

#### **TI Resource Explorer**

TI Resource Explorer Software examples, libraries, executables, and documentation are available for your device and development board.

#### **Errata**

CC2674P10 Silicon Errata

The silicon errata describes the known exceptions to the functional specifications for each silicon revision of the device and description on how to recognize a device revision.

### **Application Reports**

All application reports for the CC2674P10 device are found on the device product folder at: ti.com/product/ CC2674P10/technicaldocuments.

#### **Technical Reference Manual (TRM)**

CC13x4, CC26x4 SimpleLink™ Wireless MCU The TRM provides detailed descriptions of all modules and Technical Reference Manual peripherals available in the device family.

### **10.4 Support Resources**

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.5 Trademarks

SimpleLink<sup>™</sup>, LaunchPad<sup>™</sup>, EnergyTrace<sup>™</sup>, Code Composer Studio<sup>™</sup>, and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

I-jet<sup>™</sup> is a trademark of IAR Systems AB.

J-Link™ is a trademark of SEGGER Microcontroller Systeme GmbH.

Arm<sup>®</sup>, Cortex<sup>®</sup>, TrustZone<sup>®</sup>, and Arm Thumb<sup>®</sup> are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

CoreMark® is a registered trademark of Embedded Microprocessor Benchmark Consortium Corporation.

Bluetooth® is a registered trademark of Bluetooth SIG Inc.

Wi-Fi® is a registered trademark of Wi-Fi Alliance.

Zigbee® is a registered trademark of Zigbee Alliance Inc.

Eclipse® is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench® is a registered trademark of IAR Systems AB.

Windows® is a registered trademark of Microsoft Corporation.

All trademarks are the property of their respective owners.

## 10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from June 20, 2023 to February 18, 2025 (from Revision A (June 2023) to Revision B	
(February 2025)) Pa	age
Adjusted Tx currents in <i>Features</i>	1
Removed preliminary information footnote for RSK package	1
Corrected part number in <i>Description</i>	
Updated Device Comparison	5
Updated Receiver sensitivity, 125kbps (LE Coded) in Section 7.10, Bluetooth Low Energy—Receive (RX)	13
Updated Max output power, high power PA, 10dBm configuration in Section 7.11, Bluetooth Low Energy—	
Transmit (TX)	13
Updated Max output power, high power PA, 10dBm configuration in Section 7.13, Zigbee and Thread - IEE	Έ
	13
Updated Radio transmit current, 2.4GHz PA (BLE), 0dBm and +5dBm in Section 7.6, Power Consumption	-
Radio Modes	. 13
Updated Radio transmit current, High power PA, +10 and +20dBm in Section 7.6, Power Consumption -	
Radio Modes	. 13
Updated Sensor controller power consumption in Section 7.5, Power Consumption - Power Modes	. 13
Updated Flash specifications in Section 7.7, Nonvolatile (Flash) Memory Characteristics	
Updated graphs and tables on Typical characteristics	
Added EnergyTrace information to Section 8.11, Debug	
Added Section 9.2 Junction Temperature Calculation	
Added Section 10.1 Device Nomenclature	



# 12 Mechanical, Packaging, and Orderable Information

# 12.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

www.ti.com 13-Feb-2025

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CC2674P106T0RGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	CC2674 P106	Samples
CC2674P106T0RSKR	ACTIVE	VQFN	RSK	64	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	CC2674 P106	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Feb-2025

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A



PLASTIC QUADFLAT PACK- NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



8 x 8, 0.4 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated