





ZHCSOB4H - NOVEMBER 1998 - REVISED JUNE 2021



CD74HC4075, CD54HC4075

CDx4HC4075 三路 3 输入或门

1 特性

缓冲输入

宽工作电压范围: 2V 至 6V

• 宽工作温度范围: -55°C 至 +125°C 支持多达 10 个 LSTTL 负载的扇出

• 与 LSTTL 逻辑 IC 相比,可显著降低功耗

2 应用

通过更少的输入来监控误差信号

将低电平有效使能信号进行结合

3 说明

该器件包含三个独立的 3 输入或门。每个逻辑门以正 逻辑执行布尔函数 Y = A + B + C。

器件信息(1)

	HH 11 1H 1C.										
器件型号	封装	封装尺寸(标称值)									
CD74HC4075M	SOIC (14)	8.70mm × 3.90mm									
CD74HC4075E	PDIP (14)	19.30mm × 6.40mm									
CD74HC4075NS	SO (14)	10.20mm × 5.30mm									
CD74HC4075PW	TSSOP (14)	5.00mm × 4.40mm									
CD54HC4075F	CDIP (14)	21.30mm × 7.60mm									
CD54HC4075FK	LCCC (20)	8.90mm × 8.90mm									

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。






Table of Contents


1 特性	8.2 Functional Block Diagram	8
2 应用	8.3 Feature Description	
3 说明	8.4 Device Functional Modes	
4 Revision History 2	9 Application and Implementation	10
5 Pin Configuration and Functions3		10
Pin Functions3	9.2 Typical Application	10
6 Specifications 4	10 Power Supply Recommendations	12
6.1 Absolute Maximum Ratings4		13
6.2 ESD Ratings4		13
6.3 Recommended Operating Conditions4	44.01	
6.4 Thermal Information5	12 Device and Documentation Support	14
6.5 Electrical Characteristics	12.1 Documentation Support	14
6.6 Switching Characteristics5		14
6.7 Operating Characteristics		
6.8 Typical Characteristics		14
7 Parameter Measurement Information		
8 Detailed Description8		
8.1 Overview		14

4 Revision History 注:以前版本的页码可能与当前版本的页码不同


С	hanges from Revision G (June 2006) to Revision H (June 2021)	Page
•	更新至全新的数据表标准	1
•	将 HCT 器件移至单独的数据表 (SCHS408)	1
•	R _{θ JA} increased for the D (86 to 133.6 °C/W), PW (133 to 151.7 °C/W), and NS (76 to 122.6 °C/W) packa	ages
	and decreased for the N package (80 to 61.3 °C/W)	5



5 Pin Configuration and Functions



D, N, NS, PW, or J Package 14-Pin SOIC, PDIP, SO, TSSOP, or CDIP Top View



FK Package 20-Pin LCCC Top View

Pin Functions

	PIN			
NAME	D, N, NS, PW, or J	FK	I/O	DESCRIPTION
2A	1	2	Input	Channel 2, Input A
2B	2	3	Input	Channel 2, Input B
1A	3	4	Input	Channel 1, Input A
1B	4	6	Input	Channel 1, Input B
1C	5	8	Input	Channel 1, Input C
1Y	6	9	Output	Channel 1, Output Y
GND	7	10	_	Ground
2C	8	12	Input	Channel 2, Input C
2Y	9	13	Output	Channel 2, Output Y
3Y	10	14	Output	Channel 3, Output Y
3A	11	16	Input	Channel 3, Input A
3B	12	18	Input	Channel 3, Input B
3C	13	19	Input	Channel 3, Input C
V _{CC}	14	20	_	Positive Supply
NC		1, 5, 7, 11, 15, 17	_	Not internally connected



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		- 0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		±20	mA
I _{OK}	Output clamp current ⁽²⁾	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$		±20	mA
Io	Continuous output current	V _O = 0 to V _{CC}		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
_	lunction temporature(3)	Plastic package		150	°C
TJ	Junction temperature ⁽³⁾	Hermetic package or die		175	°C
	Lead temperature (soldering 10s)	SOIC - lead tips only		300	°C
T _{stg}	Storage temperature	'	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) Guaranteed by design.

6.2 ESD Ratings

			VALUE	UNIT
CD74HC40				
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±1000	V
	Ŭ .	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT			
V _{CC}	Supply voltage		2	5	6	V			
		V _{CC} = 2 V	1.5						
V _{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15	-		V			
		V _{CC} = 6 V	4.2						
		V _{CC} = 2 V			0.5				
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35	V			
		V _{CC} = 6 V			1.8				
VI	Input voltage		0	-	V _{CC}	V			
Vo	Output voltage		0		V _{CC}	V			
		V _{CC} = 2 V			1000				
t _t	Input transition time	V _{CC} = 4.5 V			500	ns			
		V _{CC} = 6 V			400				
T _A	Operating free-air temperature	CD74HC4075	- 55		125	°C			



6.4 Thermal Information

			CD74F	IC4075		
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	N (PDIP)	D (SOIC)	NS (SOP)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	151.7	61.3	133.6	122.6	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	79.4	49.0	89.0	81.8	°C/W
R _{θ JB}	Junction-to-board thermal resistance	94.7	41.0	89.5	83.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	25.2	28.7	45.5	45.4	°C/W
ΨЈВ	Ψ_{JB} Junction-to-board characterization parameter		40.8	89.1	83.4	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range; typical values measured at $T_A = 25$ °C (unless otherwise noted).

PARAMETER TEST CONDITIONS V _{CC} 25°C - 40°C to 85°C - 55°C																			
P	PARAMETER	TEST CONDITIONS		V _{CC}	V _{CC} 25°C		- 40°C to 85°C			- 55°C to 125°C			UNIT						
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX						
				2 V	1.9			1.9			1.9								
			I _{OH} = -20 μΑ	4.5 V	4.4			4.4			4.4								
	High-level	V _I = V _{IH} or	F	6 V	5.9			5.9			5.9								
V _{OH}	output voltage	V _{IL}	I _{OH} = -4 mA	4.5 V	3.98			3.84			3.7			V					
			I _{OH} = - 5.2 mA	6 V	5.48			5.34			5.2								
				2 V			0.1			0.1			0.1						
			I _{OL} = 20 μΑ	4.5 V			0.1			0.1			0.1						
V _{OL}	Low-level output			6 V			0.1			0.1			0.1	V					
· OL	voltage	V _{IL}	I _{OL} = 4 mA	4.5 V			0.26			0.33			0.4	·					
					V _{IL}	V _{IL}	VIL	I _{OL} = 5.2 mA	6 V			0.26			0.33			0.4	
I ₁	Input leakage current		$V_1 = V_{CC}$ or 0				±0.1			±1			±1	μΑ					
I _{CC}	Supply current	V _I = V _{CC} or 0	I _O = 0	6 V			2			20			40	μΑ					
C _i	Input capacitance			5 V			10			10			10	pF					

6.6 Switching Characteristics

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

			то	TEST CONDITIO NS	V _{CC}	Operating free-air temperature (T _A)									
	PARAMETER	FROM				25°C		- 40°C to 85°C		85°C	- 55°C to 125°C		25°C	UNIT	
						MIN	TYP N	ИΑХ	MIN	TYP	MAX	MIN	TYP	MAX	
	Propagation delay	A, B, or C	Υ	C _L = 50 pF	2 V			100			125			150	
					4.5 V			20			25			30	
t _{pd}					6 V			17			21			26	ns
		A, B, or C	Υ	C _L = 15 pF	5 V		8								

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

					TEST		Operating free-air temperature (T _A)						
		PARAMETER	FROM	ROM TO CONDITIO V _{CC} 25°C		25°C	- 40°C to 85°C	- 55°C to 125°C	UNIT				
					NS		MIN TYP MAX	MIN TYP MAX	MIN TYP MAX				
		Transition-time	Y		C _L = 50 pF	2 V	75	95	110				
	t _t			Υ		4.5 V	15	19	22	ns			
					6 V	13	16	19					


6.7 Operating Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted).

P	ARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
C _{pd} Power per gar	dissipation capacitance te	No load	2 V to 6 V		26		pF	

6.8 Typical Characteristics

 $T_A = 25^{\circ}C$







图 6-2. Typical output voltage in the low state (V_{OL})

7 Parameter Measurement Information

- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_t < 6 ns.
- The outputs are measured one at a time, with one input transition per measurement.




A. C_L= 50 pF and includes probe and jig capacitance.

图 7-1. Load Circuit

A. t_t is the greater of t_r and t_f .

图 7-2. Voltage Waveforms Transition Times



A. The maximum between t_{PLH} and t_{PHL} is used for t_{pd} .


图 7-3. Voltage Waveforms Propagation Delays

8 Detailed Description

8.1 Overview

This device contains three independent 3-input OR gates. Each gate performs the Boolean function Y = A + B + C in positive logic.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the #6.1 must be followed at all times.

The CD74HC4075 can drive a load with a total capacitance less than or equal to the maximum load listed in the # 6.6 connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the # 6.1.

8.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the # 6.5. The worst case resistance is calculated with the maximum input voltage, given in the # 6.1, and the maximum input leakage current, given in the # 6.5, using ohm's law (R = V ÷ I).

Signals applied to the inputs need to have fast edge rates, as defined by the input transition time in the # 6.3 to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in 🗵 8-1.

CAUTION

Voltages beyond the values specified in the † 6.1 table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 8-1. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

表 8-1. Function Table

	OUTPUT		
Α	В	Y	
L	L	L	L
Н	Х	Х	Н
X	Н	Х	Н
X	Х	Н	Н



9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

This device is used to directly control the Enable pin of a fan driver. The fan driver requires only one input signal to be HIGH before being enabled, and should be disabled in the event that all signals go LOW. The 4-input OR gate function combines the four individual overheat signals into a single active-high enable signal.

9.2 Typical Application




图 9-1. Typical application schematic

9.2.1 Design Requirements

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the # 6.3. The supply voltage sets the device's electrical characteristics as described in the # 6.5.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the CD74HC4075 plus the maximum supply current, I_{CC}, listed in the # 6.5. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or V_{CC} listed in the # 6.1.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and C_{pd} Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_J(max)$ listed in the #6.1, is an additional limitation to prevent damage to the device. Do not violate any values listed in the #6.1. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the CD74HC4075, as specified in the # 6.5, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The CD74HC4075 has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the # 6.3.

Refer to the # 8.3 for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the # 6.5. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OI} specification in the # 6.5.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to # 8.3 for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the #11.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the CD74HC4075 to the receiving device.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_O(max))$ Ω . This will ensure that the maximum output current from the # 6.1 is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

9.2.3 Application Curves




图 9-2. Typical application timing diagram



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the # 6.3. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in # 11-1.



11 Layout

11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

11.2 Layout Example




图 11-1. Example layout for the CD74HC4075



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- HCMOS Design Considerations
- CMOS Power Consumption and CPD Calculation
- · Designing with Logic

12.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.5 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

3-Dec-2024

www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87722012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87722012A CD54HC 4075FK	Samples
5962-8772201CA	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8772201CA CD54HC4075F3A	Samples
CD54HC4075F3A	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8772201CA CD54HC4075F3A	Samples
CD54HC4075FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 87722012A CD54HC 4075FK	Samples
CD74HC4075E	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4075E	Samples
CD74HC4075EE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4075E	Samples
CD74HC4075M	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-55 to 125	HC4075M	
CD74HC4075M96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC4075M	Samples
CD74HC4075MT	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	-55 to 125	HC4075M	
CD74HC4075NSR	ACTIVE	SOP	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4075M	Samples
CD74HC4075PW	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-55 to 125	HJ4075	
CD74HC4075PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HJ4075	Samples
CD74HC4075PWT	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI	-55 to 125	HJ4075	

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM

www.ti.com 3-Dec-2024

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4075, CD74HC4075:

Catalog: CD74HC4075

Military: CD54HC4075

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4075M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HC4075NSR	SOP	NS	14	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
CD74HC4075PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 7-Dec-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4075M96	SOIC	D	14	2500	367.0	367.0	38.0
CD74HC4075NSR	SOP	NS	14	2000	356.0	356.0	35.0
CD74HC4075PWR	TSSOP	PW	14	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-87722012A	FK	LCCC	20	55	506.98	12.06	2030	NA
CD54HC4075FK	FK	LCCC	20	55	506.98	12.06	2030	NA
CD74HC4075E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC4075E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC4075EE4	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC4075EE4	N	PDIP	14	25	506	13.97	11230	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司