









CDCE937, CDCEL937 ZHCSVJ2H - AUGUST 2007 - REVISED JULY 2024

# CDCEx937 支持 SSC 以降低 EMI 的 灵活低功耗 LVCMOS 时钟发生器

## 1 特性

• 可编程时钟发生器系列产品成员

- CDCEx913:1PLL,3 个输出 - CDCEx925: 2PLL, 5 个输出 - CDCEx937:3PLL,7 个输出 - CDCEx949:4LL,9 个输出

- 系统内可编程性和 EEPROM
  - 串行可编程易失性寄存器
  - 非易失性 EEPROM 以存储客户设置
- 灵活的输入计时理念
  - 外部晶体: 8MHz 至 32MHz
  - 片上 VCXO:上拉范围 ±150ppm
  - 单端低电压互补金属氧化物半导体 (LVCMOS) 高达 160MHz
- 高达 230MHz 可自由选择的输出频率
- 低噪声 PLL 内核
  - 集成了 PLL 环路滤波器组件
  - 低周期抖动 (典型值 60ps)
- 独立的输出电源引脚
  - CDCE937: 3.3V 和 2.5V
  - CDCEL937: 1.8V
- 灵活的时钟驱动器
  - 3 个用户可定义的控制输入 [S0/S1/S2],例如, 展频时钟 (SSC) 选择、频率切换、输出使能或
  - 为视频、音频、USB、IEEE1394、RFID、 Bluetooth<sup>™</sup>、WLAN、Ethernet<sup>™</sup> 和 GPS 生成 高精度时钟
  - 生成适用于 TI-DaVinci™、OMAP™ 和 DSP 的 常见时钟频率
  - 可编程 SSC 调制
  - 启用 0PPM 时钟生成
- 1.8V 器件电源
- 宽温度范围:-40°C 至 85°C
- 采用 TSSOP 封装
- 适用于简易 PLL 设计和编程的开发和编程套件 (TI Pro-Clock™)

## 2 应用

数字电视 (D-TV)、机顶盒 (STB)、网络机顶盒 (IP-STB)、DVD 播放器、DVD 录像机、打印机

## 3 说明

CDCE937 和 CDCEL937 器件是基于 PLL 的低成本、 高性能、模块化可编程时钟合成器、倍频器和分频器。 此类器件可从单个输入频率中生成多达 7 个输出时 钟。借助最多三个独立的可配置 PLL,可在系统内针 对任何时钟频率(最高可达 230MHz)对每个输出进行


CDCEx937 具有单独的输出电源引脚 (VDDOUT),对 于 CDCEL937,此引脚上的电压为 1.8V,而对于 CDCE937,此引脚上的电压为 2.5V 至 3.3V。

此输入接受一个外部晶振或 LVCMOS 时钟信号。如果 使用了外部晶振,对于大多数应用来说,一个片载负载 电容器就足够用了。负载电容器的值可在 OpF 至 20pF 的范围内进行编程。此外,还可以选择片上 VCXO, 从而使输出频率与外部控制信号(即 PWM 信号)同 步。

#### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
CDCE937 , CDCEL937	TSSOP (20)	6.50mm x 6.40mm

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)



典型应用原理图



## **Table of Contents**

1	特性	1
	应用	
	Pin Configuration and Functions	
	Specifications	
	5.1 Absolute Maximum Ratings	
	5.2 ESD Ratings	
	5.3 Recommended Operating Conditions	
	5.4 Thermal Information	
	5.5 Electrical Characteristics	5
	5.6 Timing Requirements: CLK_IN	7
	5.7 Timing Requirements: SDA/SCL	7
	5.8 EEPROM Specification	7
	5.9 Typical Characteristics	8
6	Parameter Measurement Information	9
7	Detailed Description	.10
	7.1 Overview	.10
	7.2 Functional Block Diagram	. 11
	7.3 Feature Description	. 11
	7.4 Device Functional Modes	.14
	7.5 Programming	15

8 Register Maps	1 <mark>6</mark>
8.1 SDA/SCL Configuration Registers	16
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Device Support	
12.2 Documentation Support	
12.3 接收文档更新通知	
12.4 支持资源	
12.5 Trademarks	
12.6 静电放电警告	
12.7 术语表	
13 Revision History	
14 Mechanical, Packaging, and Orderable	30
Information	21
IIIIVIIIIauvii	31



# **4 Pin Configuration and Functions**




图 4-1. PW Package 20-Pin TSSOP Top View

表 4-1. Pin Functions

	PIN	TYPE(1)	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
GND	5, 9, 16	G	Ground
SCL/S2	18	I	SCL: Serial clock input (default configuration), LVCMOS; Internal pullup 500k; S2: User programmable control input; LVCMOS inputs; Internal pullup 500k
SDA/S1	19	I/O	SDA: Bi-directional serial data input/output (default configuration). LVCMOS; Internal pullup 500k; S1: User programmable control input; LVCMOS inputs; Internal pullup 500k
S0	2	I	User programmable control input S0; LVCMOS inputs; Internal pullup 500k
V <sub>Ctrl</sub>	4	I	VCXO control voltage, leave open or pullup (approximately 500k) when not used
$V_{DD}$	3	Р	1.8-V power supply for the device
Vddout	6 10 13	Р	CDCEL937: 1.8-V supply for all outputs
Vadout	6, 10, 13	P	CDCE937: 3.3-V or 2.5-V supply for all outputs
Xin/CLK	1	I	Crystal oscillator input or LVCMOS clock input (selectable through SDA/SCL bus)
Xout	20	0	Crystal oscillator output, leave open or pullup (≅500k) when not used
Y1	17	0	LVCMOS outputs
Y2	15	0	LVCMOS outputs
Y3	14	0	LVCMOS outputs
Y4	7	0	LVCMOS outputs
Y5	8	0	LVCMOS outputs
Y6	12	0	LVCMOS outputs
Y7	11	0	LVCMOS outputs

Product Folder Links: CDCE937 CDCEL937

<sup>(1)</sup> G= Ground, I = Input, O = Output, P = Power

## **5 Specifications**

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	- 0.5	2.5	V
Input voltage, V <sub>I</sub> <sup>(2) (3)</sup>	- 0.5	V <sub>DD</sub> + 0.5	V
Output voltage, V <sub>O</sub> <sup>(2)</sup>	- 0.5	Vddout + 0.5	V
Input current, I <sub>I</sub> (V <sub>I</sub> < 0, V <sub>I</sub> > V <sub>DD</sub> )		20	mA
Continuous output current, I <sub>O</sub>		50	mA
Junction temperature, T <sub>J</sub>		125	°C
Storage temperature, T <sub>stg</sub>	- 65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The input and output negative voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
- (3) SDA and SCL can go up to 3.6 V as stated in Recommended Operating Conditions.

#### 5.2 ESD Ratings

			VALUE	UNIT
V-	□	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(E</sub>	SD) Liectiostatic discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## **5.3 Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Device supply voltage		1.7	1.8	1.9	V
V <sub>O</sub>	Output Yx supply voltage, Vddout	CDCE937	2.3		3.6	V
\ <b>v</b> 0	Output 1x supply voltage, vudout	CDCEL937	1.7		1.9	V
V <sub>IL</sub>	Low-level input voltage LVCMOS				$0.3 \times V_{DD}$	V
V <sub>IH</sub>	High-level input voltage LVCMOS		0.7 × V <sub>DD</sub>			V
V <sub>I(thresh)</sub>	Input voltage threshold LVCMOS			0.5 × V <sub>DD</sub>		V
		S0	0		1.9	
V <sub>IS</sub>	Input voltage	S1, S2, SDA, SCL, $V_{I(thresh)} = 0.5 V_{DD}$	0		3.6	V
V <sub>I(CLK)</sub>	Input voltage, CLK		0		1.9	V
		Vddout = 3.3 V			±12	
I <sub>OH</sub> /I <sub>OL</sub>	Output current	Vddout = 2.5 V			±10	mA
		Vddout = 1.8 V			±8	
C <sub>L</sub>	Output load LVCMOS				10	pF
T <sub>A</sub>	Operating free-air temperature		- 40		85	°C
CRYSTAL	AND VCXO <sup>(1)</sup>				"	
f <sub>Xtal</sub>	Crystal input frequency (fundamental mode)		8	27	32	MHz
ESR	Effective series resistance				100	Ω
f <sub>PR</sub>	Pulling (0 V $\leq$ Vctrl $\leq$ 1.8 V) <sup>(2)</sup>		±120	±150		ppm
	Frequency control voltage, Vctrl		0		$V_{DD}$	V
C <sub>0</sub> /C <sub>1</sub>	Pullability ratio				220	
C <sub>L</sub>	On-chip load capacitance at Xin and Xout		0		20	pF

 For more information about VCXO configuration, and crystal recommendation, see VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLAS564

(2) Pulling range depends on crystal-type, on-chip crystal load capacitance and PCB stray capacitance; pulling range of min ±120 ppm applies for crystal listed in VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).

#### **5.4 Thermal Information**

	(1)	CDCE937, CDCEL937	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		20 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	89.04	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	31.33	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	54.6	°C/W
ψ JT	Junction-to-top characterization parameter	0.8	°C/W
ψ ЈВ	Junction-to-board characterization parameter	48.8	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_	°C/W

For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC Package Thermal Metrics</u> application report.

#### 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	MIN TYP	1) MAX	UNIT	
	0 1 1/ (	All outputs off, f <sub>(CLK)</sub> = 27 MHz,	All PLLS on	2	19	^	
I <sub>DD</sub>	Supply current (see 图 5-1)	f <sub>(VCO)</sub> = 135 MHz	Per PLL	9		- mA	
lee eve	Output supply current	No load, all outputs on,	CDCE937, V <sub>DDOUT</sub> = 3.3 V	3.	.1	mA	
IDDOUT	(see 图 5-2 and 图 5-3)	f <sub>OUT</sub> = 27 MHz	CDCEL937, V <sub>DDOUT</sub> = 1.8 V	1.	5	ША	
I <sub>DD(PD)</sub>	Power-down current	Every circuit powered down except $f_{IN} = 0$ MHz, $V_{DD} = 1.9$ V	ot SDA/SCL,	5	60	μA	
V <sub>(PUC)</sub>	Supply voltage Vdd threshold for power- up control circuit			0.85	1.45	٧	
f <sub>(VCO)</sub>	VCO frequency range of PLL			80	230	MHz	
£	LVCMOS autaut fraguency	Vddout = 3.3 V		230		MHz	
f <sub>OUT</sub>	LVCMOS output frequency	Vddout = 1.8 V		230		IVITZ	
LVCMOS F	PARAMETER					•	
V <sub>IK</sub>	LVCMOS input voltage	V <sub>DD</sub> = 1.7 V, I <sub>I</sub> = -18 mA			- 1.2	V	
l <sub>l</sub>	LVCMOS Input current	VI = 0 V or V <sub>DD</sub> , V <sub>DD</sub> = 1.9 V			±5	μΑ	
I <sub>IH</sub>	LVCMOS Input current for S0/S1/S2	V <sub>I</sub> = V <sub>DD</sub> , V <sub>DD</sub> = 1.9 V			5	μΑ	
I <sub>IL</sub>	LVCMOS Input current for S0/S1/S2	V <sub>I</sub> = 0 V, V <sub>DD</sub> = 1.9 V			- 4	μΑ	
	Input capacitance at Xin/Clk	V <sub>I(CIk)</sub> = 0 V or V <sub>DD</sub>			6		
$C_{I}$	Input capacitance at Xout	$V_{I(Xout)} = 0 V \text{ or } V_{DD}$			2	pF	
	Input capacitance at S0/S1/S2	V <sub>IS</sub> = 0 V or V <sub>DD</sub>			3		
CDCE937	- LVCMOS FOR Vddout = 3.3 V						
		Vddout = 3 V, I <sub>OH</sub> = -0.1 mA		2.9			
$V_{OH}$	LVCMOS high-level output voltage	Vddout = 3 V, I <sub>OH</sub> = -8 mA		2.4		V	
		Vddout = 3 V, I <sub>OH</sub> = - 12 mA		2.2			
		Vddout = 3 V, I <sub>OL</sub> = 0.1 mA			0.1	0.1	
$V_{OL}$	LVCMOS low-level output voltage	Vddout = 3 V, I <sub>OL</sub> = 8 mA			0.5	V	
		Vddout = 3 V, I <sub>OL</sub> = 12 mA			0.8		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	All PLL bypass		3	2	ns	
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	Vddout = 3.3 V (20% - 80%)		0.	.6	ns	

提交文档反馈

5

## 5.5 Electrical Characteristics (续)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t s	Cycle-to-cycle jitter <sup>(2)</sup> (3)	1 PLL switching, Y2-to-Y3		60	90	ps
t <sub>jit(cc)</sub>	Gydie-to-cycle jitter (707)	3 PLL switching, Y2-to-Y7		100	150	ρs
	Peak-to-peak period jitter <sup>(3)</sup>	1 PLL switching, Y2-to-Y3		70	100	no
<sup>t</sup> jit(per)	r eak-to-peak period jitter	3 PLL switching, Y2-to-Y7		120	180	ps
	Outrat - Long(4) ( = 7.0)	f <sub>OUT</sub> = 50 MHz, Y1-to-Y3			60	
t <sub>sk(o)</sub>	Output skew <sup>(4)</sup> (see 表 7-2)	f <sub>OUT</sub> = 50 MHz, Y2-to-Y5			160	ps
odc	Output duty cycle <sup>(5)</sup>	f <sub>VCO</sub> = 100 MHz, Pdiv = 1	45%		55%	
CDCE937	- LVCMOS FOR Vddout = 2.5 V					
		Vddout = 2.3 V, I <sub>OH</sub> = -0.1 mA	2.2			
V <sub>OH</sub>	LVCMOS high-level output voltage	Vddout = 2.3 V, I <sub>OH</sub> = -6 mA	1.7			V
1		Vddout = 2.3 V, I <sub>OH</sub> = -10 mA	1.6			
		Vddout = 2.3 V, I <sub>OL</sub> = 0.1 mA			0.1	
V <sub>OL</sub>	LVCMOS low-level output voltage	Vddout = 2.3 V, I <sub>OL</sub> = 6 mA			0.5	V
*OL	Evelvice ion level edipar voltage	Vddout = 2.3 V, I <sub>OL</sub> = 10 mA			0.7	•
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	All PLL bypass		3.4	0.7	ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time			0.8		ns
r/ rf	Nise and fail time	Vddout = 2.5 V (20% - 80%)		60	90	115
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter(2) (3)	1 PLL switching, Y2-to-Y3				ps
		3 PLL switching, Y2-to-Y7		100	150	
t <sub>jit(per)</sub>	Peak-to-peak period jitter <sup>(4)</sup>	1 PLL switching, Y2-to-Y3		70	100	ps
		3 PLL switching, Y2-to-Y7		120	180	
t <sub>sk(o)</sub>	Output skew <sup>(4)</sup>	f <sub>OUT</sub> = 50 MHz, Y1-to-Y3			60	ps
	(see 表 7-2)	f <sub>OUT</sub> = 50 MHz, Y2-to-Y5			160	
odc	Output duty cycle <sup>(5)</sup>	f <sub>(VCO)</sub> = 100 MHz, Pdiv = 1	45%		55%	
CDCEL937	- LVCMOS FOR Vddout = 1.8 V					
		Vddout = 1.7 V, I <sub>OH</sub> = -0.1 mA	1.6			
$V_{OH}$	LVCMOS high-level output voltage	Vddout = 1.7 V, $I_{OH} = -4 \text{ mA}$	1.4			V
		Vddout = 1.7 V, $I_{OH} = -8 \text{ mA}$	1.1			
		Vddout = 1.7 V, I <sub>OL</sub> = 0.1 mA			0.1	
$V_{OL}$	LVCMOS low-level output voltage	Vddout = 1.7 V, I <sub>OL</sub> = 4 mA			0.3	V
		Vddout = 1.7 V, I <sub>OL</sub> = 8 mA			0.6	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	All PLL bypass		2.6		ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	Vddout= 1.8 V (20% - 80%)		0.7		ns
	(0) (0)	1 PLL switching, Y2-to-Y3		70	120	
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter <sup>(2) (3)</sup>	3 PLL switching, Y2-to-Y7		100	150	ps
		1 PLL switching, Y2-to-Y3		90	140	
t <sub>jit(per)</sub>	Peak-to-peak period jitter <sup>(3)</sup>	3 PLL switching, Y2-to-Y7		120	190	ps
	Output skew <sup>(4)</sup>	f <sub>OUT</sub> = 50 MHz, Y1-to-Y3			60	
t <sub>sk(o)</sub>	(see 表 7-2)	f <sub>OUT</sub> = 50 MHz, Y2-to-Y5			160	ps
odc	Output duty cycle <sup>(5)</sup>	f <sub>(VCO)</sub> = 100 MHz, Pdiv = 1	45%		55%	
SDA AND S		(400)	1070		30,0	
V <sub>IK</sub>	SCL and SDA input clamp voltage	V <sub>DD</sub> = 1.7 V; I <sub>I</sub> = -18 mA			- 1.2	V
		$V_{DD} = 1.7 \text{ V, } I_1 = -16 \text{ MA}$ $V_1 = V_{DD}; V_{DD} = 1.9 \text{ V}$				
I <sub>IH</sub>	SCL and SDA input current	vi - vDD, vDD - 1.3 v	07.41/		±10	μA
V <sub>IH</sub>	SDA/SCL input high voltage <sup>(6)</sup>		0.7 × V <sub>DD</sub>		0.2 % \/	V
V <sub>IL</sub>	SDA/SCL input low voltage <sup>(6)</sup>	L = 2 mA V = 4.7 V			0.3 × V <sub>DD</sub>	V
V <sub>OL</sub>	SDA low-level output voltage	$I_{OL} = 3 \text{ mA}, V_{DD} = 1.7 \text{ V}$			0.2 × V <sub>DD</sub>	V
CI	SCL/SDA Input capacitance	$V_I = 0 \text{ V or } V_{DD}$		3	10	pF

(1) All typical values are at respective nominal V<sub>DD</sub>.

Product Folder Links: CDCE937 CDCEL937
English Data Sheet: SLAS564

## www.ti.com.cn

- (2) 10000 cycles.
- (3) Jitter depends on configuration. Data is taken under the following conditions: 1-PLL is f<sub>IN</sub> = 27 MHz and Y2/3 = 27 MHz (measured at Y2); 3-PLL is f<sub>IN</sub> = 27 MHz, Y2/3 = 27 MHz (measured at Y2), Y4/5 = 16.384 MHz, and Y6/7 = 74.25 MHz.
- (4) The tsk(o) specification is only valid for equal loading of each bank of outputs, and outputs are generated from the same divider; data taking on rising edge (tr).
- (5) odc depends on output rise and fall time (t<sub>r</sub>/t<sub>f</sub>).
- (6) SDA and SCL pins are 3.3-V tolerant.

## 5.6 Timing Requirements: CLK\_IN

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
f	LVCMOS clock input frequency	PLL bypass mode	0	160	MHz
TCLK	EVENIOS clock input frequency	PLL mode	8	160	IVII IZ
t <sub>r</sub> / t <sub>f</sub>	Rise and fall time CLK signal (20% to 80%)			3	ns
duty <sub>CLK</sub>	Duty cycle CLK at V <sub>DD</sub> /2		40%	60%	

## 5.7 Timing Requirements: SDA/SCL

over operating free-air temperature range (unless otherwise noted; see 图 7-2)

			MIN	NOM	MAX	UNIT
_	CCI alsola fra musicana	Standard mode	0		100	141=
f <sub>SCL</sub>	SCL clock frequency	Fast mode	0		400	kHz
	CTART action times (CCI binds before CRA level)	Standard mode	4.7			μs
t <sub>su(START)</sub>	START setup time (SCL high before SDA low)	Fast mode	0.6			
	START hold time (SCL low after SDA low)	Standard mode	4			μs
t <sub>h(START)</sub>	START Hold time (SCL low after SDA low)	Fast mode	0.6			μδ
	SCI low pulse duration	Standard mode	4.7			μs
t <sub>w(SCLL)</sub>	SCL low-pulse duration	Fast mode	1.3			μs
t <sub>w(SCLH)</sub>	SCL high-pulse duration	Standard mode	4			μs
		Fast mode	0.6			
	SDA hold time (SDA valid after SCL low)	Standard mode	0		3.45	
t <sub>h(SDA)</sub>		Fast mode	0		0.9	μs
4	CDA actual time	Standard mode	250			
t <sub>su(SDA)</sub>	SDA setup time	Fast mode	100			ns
4	CCI /CDA input vice time	Standard mode			1000	
t <sub>r</sub>	SCL/SDA input rise time	Fast mode			300	ns
t <sub>f</sub>	SCL/SDA input fall time				300	ns
4	CTOD catus time	Standard mode	4			
t <sub>su(STOP)</sub>	STOP setup time	Fast mode	0.6			μs
4	Due free time between a CTOD and CTADT differen	Standard mode	4.7			
t <sub>BUS</sub>	Bus free time between a STOP and START condition	Fast mode	1.3			μs

## **5.8 EEPROM Specification**

		MIN	TYP	MAX	UNIT
EEcyc	Programming cycles of EEPROM	1000			cycles
EEret	Data retention	10			years


Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

7




## **5.9 Typical Characteristics**






## **6 Parameter Measurement Information**



Copyright © 2016, Texas Instruments Incorporated

## 图 6-1. Test Load



Copyright © 2016, Texas Instruments Incorporated

图 6-2. Test Load for 50- $\Omega$  Board Environment

## 7 Detailed Description

#### 7.1 Overview

The CDCE937 and CDCEL937 devices are modular PLL-based, low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. The devices generate up to seven output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using one of the three integrated configurable PLLs. The CDCx937 has separate output supply pins, VDDOUT, which is 1.8 V for CDCEL937 and 2.5 V to 3.3 V for CDCE937.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF.

Additionally, a selectable on-chip VCXO allows synchronization of the output frequency to an external control signal, that is, the PWM signal.

The deep M/N divider ratio allows the generation of 0 ppm audio/video, networking (WLAN, BlueTooth, Ethernet, GPS) or Interface (USB, IEEE1394, Memory Stick) clocks from a reference input frequency such as 27 MHz.

All PLLs supports SSC (Spread-Spectrum Clocking). SSC can be Center-Spread or Down-Spread clocking which is a common technique to reduce electro-magnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic of each PLL.


The device supports non-volatile EEPROM programming for ease-customized application. The device is preset to a factory default configuration (see *Default Device Setting*). The device can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through SDA/SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1 and S2, can be used to control various aspects of operation including frequency selection changing the SSC parameters to lower EMI, PLL bypass, power down, and choosing between low level or 3-state for output-disable function.

The CDCx937 operates in a 1.8-V environment. The CDCx937 is characterized for operation from - 40°C to 85°C.



## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

#### 7.3.1 Control Terminal Setting

The CDCEx937 has three user-definable control terminals (S0, S1, and S2) which allow external control of device settings. The terminals can be programmed to any of the following setting:

- Spread spectrum clocking selection → spread type and spread amount selection
- Frequency selection → switching between any of two user-defined frequencies
- Output state selection → output configuration and power down control

The user can predefine up to eight different control settings. 表 7-1 and 表 7-2 explain these settings.

表 7-1. Control Terminal Definition

EXTERNAL CONTROL BITS	PLL1 SETTING			PI	PLL2 SETTING			L3 SETTING	Y1 SETTING	
Control Function	PLL Frequency Selection	SSC Selection	Output Y2/Y3 Selection	PLL Frequency Selection	SSC Selection	Output Y4/Y5 Selection	PLL Frequency Selection	SSC Selection	Output Y6/Y7 Selection	Output Y1 and Power-Down Selection

表 7-2. PLLx Setting (Can Be Selected for Each PLL Individual)

••• = = = = = = = = = = = = = = = = = =								
SSC SELECTION (CENTER/DOWN) <sup>(1)</sup>								
	SSCx [3-bits]	CENTER	DOWN					
0	0	0	0% (off)	0% (off)				
0	0	1	±0.25%	- 0.25%				
0	1	0	±0.5%	- 0.5%				
0	1	1	±0.75%	- 0.75%				
1	0	0	±1%	- 1%				

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈



表 7-2. PLLx Setting (Can Be Selected for Each PLL Individual) (续)

	SSC SELECTION (CENTER/DOWN) <sup>(1)</sup>							
	SSCx [3-bits]		CENTER	DOWN				
1	1 0		±1.25%	- 1.25%				
1	1 1		±1.5%	- 1.5%				
1	1	1	±2%	- 2%				
FREQUENCY SELECTION <sup>(2)</sup>								
F	Sx	FUNCTION						
	0	Frequency0						
	1	Frequency1						
	OUTPL	JT SELECTION(3) (Y2	2 Y7)					
Y	xYx	FUNCTION						
	0	State0						
	1	State1						

- (1) Center/Down-Spread, Frequency0/1 and State0/1 are user-definable in PLLx Configuration Register
- (2) Frequency0 and Frequency1 can be any frequency within the specified f<sub>VCO</sub> range
- (3) State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low or active

表 7-3. Y1 Setting (1)

Y1 SELECTION						
Y1	FUNCTION					
0	State 0					
1	State 1					

(1) State0 and State1 are user definable in Generic Configuration Register and can be power down, 3-state, low, or active.

S1/SDA and S2/SCL pins of the CDCEx937 are dual function pins. In default configuration the pins are defined as SDA/SCL for the serial interface. The pins can be programmed as control-pins (S1/S2) by setting the relevant bits in the EEPROM. Note that the changes to the Control register (Bit [6] of Byte [02]) have no effect until the pins are written into the EEPROM.

Once the pins are set as control pins, the serial programming interface is no longer available. However, if  $V_{DDOUT}$  is forced to GND, the two control-pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).

S0 is not a multi-use pin, the pin is a control pin only.

#### 7.3.2 Default Device Setting

The internal EEPROM of CDCEx937 is preconfigured as shown in [8] 7-1. (The input frequency is passed through to the output as a default.) This allows the device to operate in default mode without the extra production step of programming. The default setting appears after power is supplied or after power-down or power-up sequence until the settings are reprogrammed by the user to a different application configuration. A new register setting is programmed through the serial SDA/SCL Interface

Copyright © 2024 Texas Instruments Incorporated




图 7-1. Default Device Setting

表 7-4 shows the factory default setting for the Control Terminal Register (external control pins). In normal operation, all 8 register settings are available, but in the default configuration only the first two settings (0 and 1) can be selected with S0, as S1 and S2 configured as programming pins in default mode.

表 7-4. Factory Default Setting for Control Terminal Register (1)

	Y1 PLL1 SETTINGS					1	PLL2 SETTINGS PLL3 SETTINGS					
_					OUTPUT SELECTION	FREQUENCY SELECTION	SSC OUTPUT SELECTION		FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION	
S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	FS3	SSC3	Y6Y7
SCL (I2C)	SDA (I2C)	0	3-state	f <sub>VCO1_0</sub>	off	3-state	f <sub>VCO2_0</sub>	off	3-state	f <sub>VCO3_0</sub>	off	3-state
SCL (I2C)	SDA (I2C)	1	enabled	f <sub>VCO1_0</sub>	off	enabled	f <sub>VCO2_0</sub>	off	enabled	f <sub>VCO3_0</sub>	off	enabled

In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. S1 and S2 do not have any control-pin function but S1 and S2 are internally interpreted as if S1=0 and S2=0. However, S0 is a control-pin which in the default mode switches all outputs ON or OFF (as previously predefined).

#### 7.3.3 SDA/SCL Serial Interface

The CDCEx937 operates as a slave device of the 2-wire serial SDA/SCL bus, compatible with the popular SMBus or I<sup>2</sup>C specification. The device operates in the standard-mode transfer (up to 100 kbit/s) and fast-mode transfer (up to 400kbit/s) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDC9xx are dual function pins. In the default configuration the pins are used as SDA/SCL serial programming interface. The pins can be reprogrammed as general purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, Byte 02, Bit [6].

Product Folder Links: CDCE937 CDCEL937

13




图 7-2. Timing Diagram for SDA/SCL Serial Control Interface

#### 7.3.4 Data Protocol

The device supports Byte Write and Byte Read and Block Write and Block Read operations.

For Byte Write/Read operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of Bytes read-out are defined by Byte Count in the Generic Configuration Register. At Block Read instruction all bytes defined in the Byte Count has to be readout to correctly finish the read cycle.

Once a byte has been sent, the byte is written into the internal register and is effective immediately. This applies to each transferred byte independent of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM Write Cycle is initiated, the internal SDA register contents are written into the EEPROM. During this write cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can be read during the programming sequence (Byte Read or Block Read). The programming status can be monitored by reading *EEPIP*, Byte 01 - Bit [6].

The offset of the indexed byte is encoded in the command code, as described in 表 7-5.

DEVICE	A6	A5	A4	A3	A2	A1 <sup>(1)</sup>	A0 <sup>(1)</sup>	R/W
CDCEx913	1	1	0	0	1	0	1	1/0
CDCEx925	1	1	0	0	1	0	0	1/0
CDCEx937	1	1	0	1	1	0	1	1/0
CDCEx949	1	1	0	1	1	0	0	1/0

表 7-5. Slave Receiver Address (7 Bits)

(1) Address bits A0 and A1 are programmable through the SDA/SCL bus (Byte 01, Bit [1:0]). This allows addressing up to 4 devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.

#### 7.4 Device Functional Modes


#### 7.4.1 SDA/SCL Hardware Interface

▼ 7-3 shows how the CDCEx937 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus but the speed can require reduction (400 kHz is the maximum) if many devices are connected.

Note that the pullup resistors (R<sub>P</sub>) depends on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k  $\Omega$ . The pullup value must meet the minimum sink current of 3 mA at

V<sub>OI max</sub> = 0.4 V for the output stages (for more details, see SMBus or I<sup>2</sup>C Bus specification).






Copyright © 2016, Texas Instruments Incorporated

#### 图 7-3. SDA/SCL Hardware Interface

## 7.5 Programming

表 7-6. Command Code Definition

BIT	DESCRIPTION				
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation				
(6:0)	Byte Offset for Byte Read, Block Read, Byte Write and Block Write operation.				



## 图 7-4. Generic Programming Sequence





图 7-6. Byte Read Protocol

15





Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. The data byte is also used for internal test purposes and must not be overwritten.

#### 图 7-7. Block Write Protocol




图 7-8. Block Read Protocol

## 8 Register Maps

### 8.1 SDA/SCL Configuration Registers

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCEx937. All settings can be manually written into the device through the SDA/SCL bus or easily programmed by using the TI Pro-Clock™ software. TI Pro-Clock™ software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

表 8-1. SDA and SCL Registers

ADDRESS OFFSET	REGISTER DESCRIPTION	TABLE
00h	Generic Configuration Register	表 8-3
10h	PLL1 Configuration Register	表 8-4
20h	PLL2 Configuration Register	表 8-5
30h	PLL3 Configuration Register	表 8-6

The gray-highlighted bits, described in the Configuration Registers tables in the following pages, belong to the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2 (see *Control Terminal Setting*).

表 8-2. Configuration Register, External Control Terminals

	& 0-2. Configuration Register, External Control Terminals												
				Y1	F	PLL1 SETTING	s	PLL2 SETTINGS			PLL3 SETTINGS		
	EXTERNAL CONTROL PINS		OUTPUT SELECTION	FREQ. SELECTION			FREQ. SSC OUTPUT SELECTION		FREQ. SELECTION	SSC SELECTION	OUTPUT SELECTION		
	S2	S1	S0	Y1	FS1	SSC1	Y2Y3	FS2	SSC2	Y4Y5	FS3	SSC3	Y6Y7
0	0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0	FS2_0	SSC2_0	Y4Y5_0	FS3_0	SSC3_0	Y6Y7_0
1	0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1	FS2_1	SSC2_1	Y4Y5_1	FS3_1	SSC3_1	Y6Y7_1
2	0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2	FS2_2	SSC2_2	Y4Y5_2	FS3_2	SSC3_2	Y6Y7_2
3	0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3	FS2_3	SSC2_3	Y4Y5_3	FS3_3	SSC3_3	Y6Y7_3
4	1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4	FS2_4	SSC2_4	Y4Y5_4	FS3_4	SSC3_4	Y6Y7_4
5	1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5	FS2_5	SSC2_5	Y4Y5_5	FS3_5	SSC3_5	Y6Y7_5
6	1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6	FS2_6	SSC2_6	Y4Y5_6	FS3_6	SSC3_6	Y6Y7_6
7	1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7	FS2_7	SSC2_7	Y4Y5_7	FS3_7	SSC3_7	Y6Y7_7
	Address Offset <sup>(1)</sup>		ffset <sup>(1)</sup>	04h	13h	10h - 12h	15h	23h	20h - 22h	25h	33h	30h - 32h	35h

Product Folder Links: CDCE937 CDCEL937

(1) Address Offset refers to the byte address in the Configuration Register in the following pages.



## 表 8-3. Generic Configuration Register

OFFSET(1)	BIT <sup>(2)</sup>	ACRONYM	DEFAULT(3)	DESCRIPTION
	7	E_EL	Xb	Device identification (read-only): 1 is CDCE937 (3.3 V), 0 is CDCEL937 (1.8 V)
00h	6:4	RID	Xb	Revision Identification Number (read only)
	3:0	VID	1h	Vendor Identification Number (read only)
	7	-	0b	Reserved - always write 0
	6	EEPIP	0b	EEPROM Programming Status: (4) (read only) 0 - EEPROM programming is completed
	5	EELOCK	0b	1 - EEPROM is in programming mode  Permanently Lock EEPROM Data <sup>(5)</sup> 0 - EEPROM is not locked 1 - EEPROM is permanently locked
01h	4	PWDN	0b	Device Power Down (overwrites S0/S1/S2 setting; configuration register settings are unchanged) Note: PWDN cannot be set to 1 in the EEPROM.  0 - device active (PLL1 and all outputs are enabled)
				1 - device power down (PLL1 in power down and all outputs in 3-state)
	3:2	INCLK	00b	Input clock selection: 00 - Xtal 01 - VCXO 10 - LVCMOS 11 - reserved
	1:0	SLAVE_AD R	00b	Programmable Address Bits A0 and A1 of the Slave Receiver Address
	7	M1	1b	Clock source selection for output Y1: 0 - input clock 1 - PLL1 clock
				Operation mode selection for pin 18/19 <sup>(6)</sup>
	6	SPICON	0b	0 - serial programming interface SDA (pin 19) and SCL (pin 18) 1 - control pins S1 (pin 19) and S2 (pin 18)
02h	5:4	Y1_ST1	11b	Y1-State0/1 Definition
	3:2	Y1_ST0	01b	00 - device power down (all PLLs in power down and all outputs 10 - Y1 disabled to low in 3-State) 11 - Y1 enabled 01 - Y1 disabled to 3-state
	1:0	Pdiv1 [9:8]	O.L.	10-Bit Y1-Output-Divider Pdiv1: 0 - divider reset and stand-by
03h	7:0	Pdiv1 [7:0]	2h	1-to-1023 - divider value
	7	Y1_7	0b	Y1_ST0/Y1_ST1 State Selection <sup>(7)</sup>
	6	Y1_6	0b	0 - State0 (predefined by Y1_ST0)
	5	Y1_5	0b	1 - State1 (predefined by Y1_ST1)
04h	4	Y1_4	0b	
0411	3	Y1_3	0b	
	2	Y1_2	0b	
	1	Y1_1	1b	
	0	Y1_0	0b	
05h	7:3	XCSEL	0Ah	Crystal Load $00h \rightarrow 0$ pF Capacitor $01h \rightarrow 1$ pF Selection <sup>(8)</sup> $02h \rightarrow 2$ pF : $14h$ -to-1Fh $\rightarrow 20$ pF
	2:0		0b	Reserved - do not write other than 0
	7:1	BCOUNT	40h	7-Bit Byte Count (defines the number of bytes which is sent from this device at the next Block Read transfer); all bytes have to be read out to correctly finish the read cycle.)
06h	0	EEWRITE	0b	Initiate EEPROM 0 - no EEPROM write cycle Write Cycle <sup>(4) (9)</sup> 0 - no EEPROM write cycle (internal configuration register is saved to the EEPROM)
07h-0Fh		_	0h	Unused address range

- (1) Writing data beyond '40h' can affect device function.
- (2) All data transferred with the MSB first.
- (3) Unless customer-specific setting.
- (4) During EEPROM programming, no data is allowed to be sent to the device through the SDA/SCL bus until the programming sequence is completed. However, data can be read out during the programming sequence (Byte Read or Block Read).
- (5) If this bit is set to high in the EEPROM, the actual data in the EEPROM is permanently locked. There is no further programming possible. However, data can still be written through the SDA/SCL bus to the internal register to change device function on the fly. New data can no longer be saved to the EEPROM. EELOCK is effective only if written into the EEPROM.



- (6) Selection of control pins is effective only if written into the EEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if V<sub>DDOUT</sub> is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL), and the two slave receiver address bits are reset to A0 = 0 and A1 = 0.
- (7) These are the bits of the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C1, C2) has to be used to achieve the best clock performance. External capacitors must be used only to finely adjust C<sub>L</sub> by a few pFs. The value of C<sub>L</sub> can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF. For C<sub>L</sub> > 20 pF, use additional external capacitors. Also, the value of the device input capacitance has to be considered which always adds 1.5 pF (6 pF//2 pF) to the selected C<sub>L</sub>. For more information about VCXO configuration and crystal recommendation, see VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).
- (9) Note: The EEPROM WRITE bit must be sent last. This verifies that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level high does not trigger an EEPROM WRITE cycle. The EEWRITE bit has to be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIP. If EELOCK is set to high, no EEPROM programming is possible.

#### 表 8-4. PLL1 Configuration Register

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION				
	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC Selection (Modulation Amount) <sup>(4)</sup>				
10h	4:2	SSC1_6 [2:0]	000b	Down Center				
	1:0	SSC1_5 [2:1]	0001-	- 000 (off) 000 (off) 001 - 0.25% 001 ± 0.25%				
	7	SSC1_5 [0]	- 000b	010 - 0.5% 010 ± 0.5%				
445	6:4	SSC1_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%				
11h	3:1	SSC1_3 [2:0]	000b	100 1.0% 101 - 1.25% 101 ± 1.25%				
	0	SSC1_2 [2]	0001-	110 - 1.5% 110 ± 1.5% 111 + 2.0%				
	7:6	SSC1_2 [1:0]	- 000b	111 - 2.0%				
12h	5:3	SSC1_1 [2:0]	000b					
	2:0	SSC1_0 [2:0]	000b					
	7	FS1_7	0b	FS1_x: PLL1 Frequency Selection <sup>(4)</sup>				
	6	FS1_6	0b	0 - f <sub>VCO1 0</sub> (predefined by PLL1_0 - Multiplier/Divider value)				
	5	FS1_5	0b	1 - f <sub>VCO1_1</sub> (predefined by PLL1_1 - Multiplier/Divider value)				
406	4	FS1_4	0b					
13h	3	FS1_3	0b					
	2	FS1_2	0b					
	1	FS1_1	0b					
	0	FS1_0	0b					
	7	MUX1	0b	PLL1 Multiplexer: 0 - PLL1 1 - PLL1 Bypass (PLL1 is in power down)				
	6	M2	1b	Output Y2 Multiplexer: 0 - Pdiv1 1 - Pdiv2				
14h	5:4	М3	10b	Output Y3 Multiplexer:  00 - Pdiv1-Divider 01 - Pdiv2-Divider 10 - Pdiv3-Divider 11 - reserved				
	3:2	Y2Y3_ST1	11b	00 - Y2/Y3 disabled to 3-State (PLL1 is in power down)				
	1:0	Y2Y3_ST0	01b	Y2, Y3- 01 - Y2/Y3 disabled to 3-State State0/1definition: 10 - Y2/Y3 disabled to low 11 - Y2/Y3 enabled				
	7	Y2Y3_7	0b	Y2Y3_x Output State Selection <sup>(4)</sup>				
	6	Y2Y3_6	0b	0 - state0 (predefined by Y2Y3_ST0)				
	5	Y2Y3_5	0b	1 - state1 (predefined by Y2Y3_ST1)				
15h	4	Y2Y3_4	0b					
15h	3	Y2Y3_3	0b					
	2	Y2Y3_2	0b					
	1	Y2Y3_1	1b					
	0	Y2Y3_0	0b					
165	7	SSC1DC	0b	PLL1 SSC down/center selection: 0 - down 1 - center				
16h	6:0	Pdiv2	08h	7-Bit Y2-Output-Divider Pdiv2: 0 - reset and stand-by 1-to-127 is divider value				

# 表 8-4. PLL1 Configuration Register (续)

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION					
476	7	_	0b	Reserved - do not write others than 0					
17h	6:0	Pdiv3	04h	7-Bit Y3-Output-Divider Pdiv3: 0 - reset and stand-by 1-to-127 is divider value					
18h	7:0	PLL1_0N [11:4]	E10h	PLL1_0 <sup>(5)</sup> : 30-Bit Multiplier/Divider value for frequency f <sub>VCO1_0</sub>					
19h	7:4	PLL1_0N [3:0]	EIUII	(for more information, see <i>PLL Frequency Planning</i> ).					
1911	3:0	PLL1_0R [8:5]	132h						
1Ah	7:3	PLL1_0R[4:0]	13211						
IAII	2:0	PLL1_0Q [5:3]	1Dh						
	7:5	PLL1_0Q [2:0]	ווטוו						
	4:2	PLL1_0P [2:0]	010b						
1Bh	1:0	VCO1_0_RANGE	11b	$ \begin{array}{llllllllllllllllllllllllllllllllllll$					
1Ch	7:0	PLL1_1N [11:4]	E10h	PLL1_1 <sup>(5)</sup> : 30-Bit Multiplier/Divider value for frequency f <sub>VCO1_1</sub>					
1Dh	7:4	PLL1_1N [3:0]	LIOII	(for more information see PLL Frequency Planning ).					
IDII	3:0	PLL1_1R [8:5]	132h						
1Eh	7:3	PLL1_1R[4:0]	13211						
	2:0	PLL1_1Q [5:3]	1Dh						
	7:5	PLL1_1Q [2:0]	1011						
	4:2	PLL1_1P [2:0]	010b						
1Fh	1:0	VCO1_1_RANGE	00b						

- Writing data beyond 40h can adversely affect device function. All data is transferred MSB-first. (1)
- (2)
- Unless a custom setting is used. (3)
- The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.
- PLL settings limits:  $16 \le q \le 63$ ,  $0 \le p \le 7$ ,  $0 \le r \le 511$ , 0 < N < 4096.

## 表 8-5. PLL2 Configuration Register

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
	7:5	SSC2_7 [2:0]	000b	SSC2: PLL2 SSC Selection (Modulation Amount) <sup>(4)</sup>
20h	4:2	SSC2_6 [2:0]	000b	Down Center
	1:0	SSC2_5 [2:1]	000b	000 (off) 000 (off) 001 - 0.25% 001 ± 0.25%
	7	SSC2_5 [0]	0000	010 - 0.5% 010 ± 0.5%
21h	6:4	SSC2_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%
2111	3:1	SSC2_3 [2:0]	000b	100 1.0% 101 - 1.25% 101 ± 1.25%
	0	SSC2_2 [2]	000b	110 ± 1.5% 110 - 1.5% 111 ± 2.0%
	7:6	SSC2_2 [1:0]	0000	111 - 2.0%
22h	5:3	SSC2_1 [2:0]	000b	
	2:0	SSC2_0 [2:0]	000b	
	7	FS2_7	0b	FS2_x: PLL2 Frequency Selection <sup>(4)</sup>
	6	FS2_6	0b	0 - f <sub>VCO2_0</sub> (predefined by PLL2_0 - Multiplier/Divider value)
	5	FS2_5	0b	1 - f <sub>VCO2_1</sub> (predefined by PLL2_1 - Multiplier/Divider value)
23h	4	FS2_4	0b	
2011	3	FS2_3	0b	
	2	FS2_2	0b	
	1	FS2_1	0b	
	0	FS2_0	0b	

提交文档反馈

19



## 表 8-5. PLL2 Configuration Register (续)

	衣 8-5. PLL2 Configuration Register (狭)									
OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>		DESCRIPTION					
	7	MUX2	0b	PLL2 Multiplexer:	0 - PLL2 1 - PLL2 Bypass (PLL2 is in power down)					
	6	M4	1b	Output Y4 Multiplexer:	0 - Pdiv2 1 - Pdiv4					
24h	5:4	M5	10b	Output Y5 Multiplexer:	00 - Pdiv2-Divider 01 - Pdiv4-Divider 10 - Pdiv5-Divider 11 - reserved					
	3:2	Y4Y5_ST1	11b	Y4, Y5-	00 - Y4/Y5 disabled to 3-State (PLL2 is in power down)					
	1:0	Y4Y5_ST0	01b	State0/1definition:	01 - Y4/Y5 disabled to 3-State 10 - Y4/Y5 disabled to low 11 - Y4/Y5 enabled					
	7	Y4Y5_7	0b	Y4Y5_x Output State Se	election <sup>(4)</sup>					
	6	Y4Y5_6	0b	0 - state0 (predefir	ned by Y4Y5_ST0)					
	5	Y4Y5_5	0b	1 - state1 (predefir	ned by Y4Y5_ST1)					
051	4	Y4Y5_4	0b							
25h	3	Y4Y5_3	0b							
	2	Y4Y5_2	0b							
	1	Y4Y5_1	1b							
	0	Y4Y5_0	0b							
26h	7	SSC2DC	0b	PLL2 SSC down/center	selection: 0 - down 1 - center					
	6:0	Pdiv4	05h	7-Bit Y4-Output-Divider	Pdiv4: 0 - reset and stand-by 1-to-127 - divider value					
07h	7	_	0b	Reserved - do not write	e others than 0					
27h	6:0	Pdiv5	05h	7-Bit Y5-Output-Divider	Pdiv5: 0 - reset and stand-by 1-to-127 - divider value					
28h	7:0	PLL2_0N [11:4	E58h		lier/Divider value for frequency f <sub>VCO2_0</sub>					
29h	7:4	PLL2_0N [3:0]	Loon	(for more information se	e PLL Frequency Planning ).					
2311	3:0	PLL2_0R [8:5]	198h							
2Ah	7:3	PLL2_0R[4:0]	10011							
25 (11	2:0	PLL2_0Q [5:3]	1Ch							
	7:5	PLL2_0Q [2:0]	1011							
	4:2	PLL2_0P [2:0]	010b							
2Bh	1:0	VCO2_0_RANGE	11b	f <sub>VCO2_0</sub> range selection:	$\begin{array}{lll} 00 & -\text{ f}_{\text{VCO2\_0}} < 125\text{ MHz} \\ 01 & -125\text{ MHz} \leqslant \text{f}_{\text{VCO2\_0}} < 150\text{ MHz} \\ 10 & -150\text{ MHz} \leqslant \text{f}_{\text{VCO2\_0}} < 175\text{ MHz} \\ 11 & -\text{ f}_{\text{VCO2\_0}} \geqslant 175\text{ MHz} \end{array}$					
2Ch	7:0	PLL2_1N [11:4]	FFOL	PLL2_1 <sup>(5)</sup> : 30-Bit Multip	lier/Divider value for frequency f <sub>VCO2 1</sub>					
201-	7:4	PLL2_1N [3:0]	E58h	(for more information se	e PLL Frequency Planning ).					
2Dh	3:0	PLL2_1R [8:5]	1005	1						
2Eh	7:3	PLL2_1R[4:0]	- 198h							
ZEII	2:0	PLL2_1Q [5:3]	1Ch							
	7:5	PLL2_1Q [2:0]	1011							
	4:2	PLL2_1P [2:0]	010b							
2Fh	1:0	VCO2_1_RANGE	00b	f <sub>VCO2_1</sub> range selection:	$\begin{array}{lll} 00 & - & f_{VCO2\_1} < 125 \text{ MHz} \\ 01 & - & 125 \text{ MHz} \leqslant f_{VCO2\_1} < 150 \text{ MHz} \\ 10 & - & 150 \text{ MHz} \leqslant f_{VCO2\_1} < 175 \text{ MHz} \\ 11 & - & f_{VCO2\_1} \geqslant 175 \text{ MHz} \end{array}$					

- Writing data beyond 40h can adversely affect device function. (1)
- All data is transferred MSB-first. (2)
- Unless a custom setting is used. (3)
- (4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

Product Folder Links: CDCE937 CDCEL937

PLL settings limits:  $16 \le q \le 63$ ,  $0 \le p \le 7$ ,  $0 \le r \le 511$ , 0 < N < 4096.

20

English Data Sheet: SLAS564



## 表 8-6. PLL3 Configuration Register

	- · · · (0)			LL3 Comiguration Register
OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
	7:5	SSC3_7 [2:0]	000b	SSC3: PLL3 SSC Selection (Modulation Amount) <sup>(4)</sup>
30h	4:2	SSC3_6 [2:0]	000b	Down
	1:0	SSC3_5 [2:1]	000b	000 (0H) 001 - 0.25% 001 ± 0.25%
	7	SSC3_5 [0]	0002	010 - 0.5% 010 ± 0.5% 011 - 0.75% 011 ± 0.75%
31h	6:4	SSC3_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%
0111	3:1	SSC3_3 [2:0]	000b	101 - 1.25% 101 ± 1.25% 110 ± 1.5%
	0	SSC3_2 [2]	000b	110 - 1.5% 111 + 2.0%
	7:6	SSC3_2 [1:0]	0000	111 - 2.0%
32h	5:3	SSC3_1 [2:0]	000b	
	2:0	SSC3_0 [2:0]	000b	
	7	FS3_7	0b	FS3_x: PLL3 Frequency Selection <sup>(4)</sup>
	6	FS3_6	0b	0 - f <sub>VCO3_0</sub> (predefined by PLL3_0 - Multiplier/Divider value)
	5	FS3_5	0b	1 - f <sub>VCO3_1</sub> (predefined by PLL3_1 - Multiplier/Divider value)
004	4	FS3_4	0b	
33h	3	FS3_3	0b	
	2	FS3_2	0b	
	1	FS3_1	0b	
	0	FS3_0	0b	
	7	MUX3	0b	PLL3 Multiplexer: 0 - PLL3 1 - PLL3 Bypass (PLL3 is in power down)
	6	M6	1b	Output Y6 Multiplexer: 0 - Pdiv4 1 - Pdiv6
34h	5:4	M7	10b	Output Y7 Multiplexer:  00 - Pdiv4-Divider 01 - Pdiv6-Divider 10 - Pdiv7-Divider 11 - reserved
	3:2	Y6Y7_ST1	11b	00 - Y6/Y7 disabled to 3-State and PLL3 power down
	1:0	Y6Y7_ST0	01b	Y6, Y7- 01 - Y6/Y7 disabled to 3-State State0/1definition: 10 - Y6/Y7 disabled to low 11 - Y6/Y7 enabled
	7	Y6Y7_7	0b	Y6Y7_x Output State Selection <sup>(4)</sup>
	6	Y6Y7_6	0b	0 - state0 (predefined by Y6Y7_ST0)
	5	Y6Y7_5	0b	1 - state1 (predefined by Y6Y7_ST1)
0.51	4	Y6Y7_4	0b	
35h	3	Y6Y7_3	0b	
	2	Y6Y7_2	0b	
	1	Y6Y7_1	1b	
	0	Y6Y7_0	0b	
	7	SSC3DC	0b	PLL3 SSC down/center selection: 0 - down 1 - center
36h	6:0	Pdiv6	09h	7-Bit Y6-Output-Divider Pdiv6: 0 - reset and stand-by 1-to-127 - divider value
	7	_	0b	Reserved - do not write others than 0
37h	6:0	Pdiv7	04h	7-Bit Y7-Output-Divider Pdiv7: 0 - reset and stand-by 1-to-127 - divider value
	1	1		1 0 1331 and 31and 2) 1 to 121 dividor value



### 表 8-6. PLL3 Configuration Register (续)

OFFSET(1)	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION					
38h	7:0	PLL3_0N [11:4]	FF8h	PLL3_0 <sup>(5)</sup> : 30-Bit Multiplier/Divider value for frequency f <sub>VCO3_0</sub>					
39h	7:4	PLL3_0N [3:0]	FFOII	(for more information, see PLL Frequency Planning ).					
3911	3:0	PLL3_0R [8:5]	000h						
3Ah	7:3	PLL3_0R[4:0]	00011						
SAII	2:0	PLL3_0Q [5:3]	10h						
	7:5	PLL3_0Q [2:0]	100						
	4:2	PLL3_0P [2:0]	001b						
3Bh	1:0	VCO3_0_RANGE	11b	$ \begin{array}{lll} f_{VCO3\_0} \ \text{range selection:} & 00 \ - \ f_{VCO3\_0} < 125 \ \text{MHz} \\ 01 \ - \ 125 \ \text{MHz} \leqslant f_{VCO3\_0} < 150 \ \text{MHz} \\ 10 \ - \ 150 \ \text{MHz} \leqslant f_{VCO3\_0} < 175 \ \text{MHz} \\ 11 \ - \ f_{VCO3\_0} \geqslant 175 \ \text{MHz} \\ \end{array} $					
3Ch	7:0	PLL3_1N [11:4]	FF8h	PLL3_1 <sup>(5)</sup> : 30-Bit Multiplier/Divider value for frequency f <sub>VCO3_1</sub>					
3Dh	7:4	PLL3_1N [3:0]	FFOII	(for more information, see <i>PLL Frequency Planning</i> ).					
JUIT	3:0	PLL3_1R [8:5]	000h						
3Eh	7:3	PLL3_1R[4:0]	00011						
SEII	2:0	PLL3_1Q [5:3]	10h						
	7:5	PLL3_1Q [2:0]	1011						
	4:2	PLL3_1P [2:0]	001b						
3Fh	1:0	VCO3_1_RANGE	00b						

- (1) Writing data beyond 40h can affect device function.
- (2) All data is transferred MSB-first.
- (3) Unless a custom setting is used.
- (4) These are the bits of the Control Terminal Register. The user can pre-define up to eight different control settings. At normal device operation, these setting can be selected by the external control pins, S0, S1, and S2.
- (5) PLL settings limits:  $16 \leqslant q \leqslant 63$ ,  $0 \leqslant p \leqslant 7$ ,  $0 \leqslant r \leqslant 511$ , 0 < N < 4096.

## 9 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 9.1 Application Information

The CDCEx937 device is an easy-to-use, high-performance, programmable CMOS clock synthesizer. It can be used as a crystal buffer, clock synthesizer with separate output supply pin. The CDCEx937 features an on-chip loop filter and spread-spectrum modulation. Programming can be done through SPI, pin-mode, or using on-chip EEPROM. The following section shows some examples of using CDCEx937 in various applications.

#### 9.2 Typical Application

§ 9-1 shows the use of the CDCEx937 devices for replacement of crystals and crystal oscillators on a Gigabit Ethernet Switch application.

Product Folder Links: CDCE937 CDCEL937

Copyright © 2024 Texas Instruments Incorporated




图 9-1. Crystal and Oscillator Replacement Example

#### 9.2.1 Design Requirements

CDCEx937 supports spread-spectrum clocking (SSC) with multiple control parameters:

- Modulation amount (%)
- Modulation frequency (>20 kHz)
- Modulation shape (triangular)
- Center spread / down spread (± or )




图 9-2. Modulation Frequency (fm) and Modulation Amount


#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Spread Spectrum Clock (SSC)

Spread-spectrum modulation is a method to spread emitted energy over a larger bandwidth. In clocking, spread spectrum can reduce Electromagnetic Interference (EMI) by reducing the level of emission from clock distribution network.

Product Folder Links: CDCE937 CDCEL937





CDCS502 with a 25-MHz Crystal, FS = 1, Fout = 100 MHz, and 0%, ±0.5, ±1%, and ±2% SSC

## 图 9-3. Comparison Between Typical Clock Power Spectrum and Spread-Spectrum Clock

#### 9.2.2.2 PLL Frequency Planning

At a given input frequency ( $f_{IN}$ ), the output frequency ( $f_{OUT}$ ) of the CDCEx913 are calculated with 方程式 1.

$$f_{\text{OUT}} = \frac{f_{\text{IN}}}{\text{Pdiv}} \times \frac{N}{M} \tag{1}$$

where

- M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL
- · Pdiv (1 to 127) is the output divider

The target VCO frequency ( $f_{VCO}$ ) of each PLL is calculated with 方程式 2.

$$f_{\text{VCO}} = f_{\text{IN}} \times \frac{N}{M} \tag{2}$$

The PLL internally operates as fractional divider and needs the following multiplier/divider settings:

- N
- $P = 4 int(log_2N/M)$ ; if P < 0 then P = 0
- Q = int(N'/M)
- $R = N' M \times Q$

where

$$N' = N \times 2^P$$

 $N \ge M$ ;

80 MHz  $\leq f_{VCO} \leq$  230 MHz

 $16 \leqslant Q \leqslant 63$ 

 $0 \leqslant P \leqslant 4$ 

 $0 \le R \le 51$ 

Example:

for 
$$f_{\text{IN}}$$
 = 27 MHz; M = 1; N = 4; Pdiv = 2 for  $f_{\text{IN}}$  = 27 MHz; M = 2; N = 11; Pdiv = 2

 $\rightarrow$   $f_{\text{OUT}}$  = 54 MHz

 $\rightarrow$   $f_{\text{VCO}}$  = 108 MHz

 $\rightarrow$   $f_{\text{VCO}}$  = 148.50 MHz

```
\rightarrow P = 4 - int(log<sub>2</sub>5.5) = 4 - 2 = 2
\rightarrow P = 4 - int(log<sub>2</sub>4) = 4 - 2 = 2
\rightarrow N' = 4 × 2<sup>2</sup> = 16
                                                                                                               \rightarrow N' = 11 × 2<sup>2</sup> = 44
\rightarrow Q = int(16) = 16
                                                                                                                   Q = int(22) = 22
\rightarrow R = 16 - 16 = 0
                                                                                                               \rightarrow R = 44 - 44 = 0
```

The values for P, Q, R, and N' are automatically calculated when using TI Pro-Clock™ software.

#### 9.2.2.3 Crystal Oscillator Start-Up

When the CDCEx937 is used as a crystal buffer, crystal oscillator start-up dominates the start-up time compared to the internal PLL lock time. 图 9-4 shows the oscillator start-up sequence for a 27-MHz crystal input with an 8pF load. The start-up time for the crystal is in the order of approximately 250 µs compared to approximately 10 us of lock time. In general, lock time is an order of magnitude less compared to the crystal start-up time.




图 9-4. Crystal Oscillator Start-Up vs PLL Lock Time

#### 9.2.2.4 Frequency Adjustment With Crystal Oscillator Pulling

The frequency for the CDCEx937 is adjusted for media and other applications with the VCXO control input Vctrl. If a PWM modulated signal is used as a control signal for the VCXO, an external filter is needed.




图 9-5. Frequency Adjustment Using PWM Input to the VCXO Control

### 9.2.2.5 Unused Inputs and Outputs

If VCXO pulling functionality is not required, Vctrl must be left floating. All other unused inputs must be set to GND. Unused outputs must be left floating.

If one output block is not used, TI recommends disabling the output block. However, TI always recommends providing the supply for the second output block even if the output block is disabled.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

25


#### 9.2.2.6 Switching Between XO and VCXO Mode

When the CDCEx937 is in crystal oscillator or in VCXO configuration, the internal capacitors require different internal capacitance. The following steps are recommended to switch to VCXO mode when the configuration for the on-chip capacitor is still set for XO mode. To center the output frequency to 0 ppm:

- 1. While in XO mode, put Vctrl = Vdd / 2
- 2. Switch from XO mode to VCXO mode
- 3. Program the internal capacitors to obtain 0 ppm at the output

#### 9.2.3 Application Curves

图 9-6, 图 9-7, 图 9-8, and 图 9-9 show CDCEx937 measurements with the SSC feature enabled. Device configuration: 27-MHz input, 27-MHz output.



## 10 Power Supply Recommendations

There is no restriction on the power-up sequence. In case VDDOUT is applied first, TI recommends grounding VDD. In case VDDOUT is powered while VDD is floating, there is a risk of high current flowing on the VDDOUT.

Copyright © 2024 Texas Instruments Incorporated



The device has a power-up control that is connected to the 1.8-V supply. This keeps the whole device disabled until the 1.8-V supply reaches a sufficient voltage level. Then the device switches on all internal components, including the outputs. If there is a 3.3-V Vddout available before the 1.8 V, the outputs remain disabled until the 1.8-V supply has reached a certain level.

## 11 Layout

## 11.1 Layout Guidelines

When the CDCEx937 is used as a crystal buffer, any parasitics across the crystal affects the pulling range of the VCXO. Therefore, take care in placing the crystal units on the board. Crystals must be placed as close to the device as possible, verifying that the routing lines from the crystal terminals to XIN and XOUT have the same length.

If possible, cut out both ground plane and power plane under the area where the crystal and the routing to the device are placed. In this area, always avoid routing any other signal line, to avoid creating a source of noise coupling.

Additional discrete capacitors can be required to meet the load capacitance specification of certain crystal. For example, a 10.7-pF load capacitor is not fully programmable on the chip, because the internal capacitor can range from 0 pF to 20 pF with steps of 1 pF. The 0.7-pF capacitor therefore can be discretely added on top of an internal 10 pF.

To minimize the inductive influence of the trace, TI recommends placing this small capacitor as close to the device as possible and symmetrically with respect to XIN and XOUT.

🗵 11-1 shows a conceptual layout detailing recommended placement of power supply bypass capacitors on the basis of CDCEx937. For component side mounting, use 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.


Product Folder Links: CDCE937 CDCEL937

27

English Data Sheet: SLAS564



## 11.2 Layout Example



- Place crystal with associated load caps as close to the chip
- Place series termination resistors at Clock outputs to improve signal integrity
- Place bypass caps close to the device pins, ensure wide freq. range
- Use ferrite beads to isolate the device supply pins from board noise sources

图 11-1. Annotated Layout



## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 12.1.2 Development Support

For development support see the following:

- SMBus
- I<sup>2</sup>C Bus

#### **12.2 Documentation Support**

#### 12.2.1 Related Documentation

For related documentation see the following:

1. Texas Instruments, VCXO Application Guideline for CDCE(L)9xx Family application note

### 12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 12.4 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

### 12.5 Trademarks

Bluetooth<sup>™</sup> is a trademark of Bluetooth SIG.

Ethernet<sup>™</sup> is a trademark of Xerox Corporation.

TI-DaVinci™, OMAP™, Pro-Clock™, and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 12.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。



# **13 Revision History**

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision G (October 2016) to Revision H (July 2024)	) Page
• 通篇更新了表格、图和交叉参考的编号格式	
Changes from Revision F (March 2010) to Revision G (October 201	6) Page
<ul> <li>添加了 ESD 等级表、特性说明部分、器件功能模式、应用和实施部件和文档支持部分以及机械、封装和可订购信息部分</li> <li>更改了应用</li> </ul>	邓分、 <i>电源相关建议</i> 部分、 <i>布局</i> 部分、 <i>器</i> 1
<ul> <li>Changed Thermal Resistance Junction to Ambient, R <sub>θ JA</sub>, values in (150 lfm), 74 (200 lfm), 74 (250 lfm), and 69 (500 lfm) To: 89.04</li> </ul>	Thermal Information From: 89 (0 lfm), 75
Deleted Input Capacitance figure	
Changes from Revision E (October 2009) to Revision F (March 201	0) Page
• Added PLL settings limits: $16 \leqslant q \leqslant 63$ , $0 \leqslant p \leqslant 7$ , $0 \leqslant r \leqslant 511$ , 0 PLL3 Configure Register Table	) < N < 4096 foot to PLL1, PLL2, and
• Changed 100 MHz < $f_{\rm VCO}$ > 200 MHz; TO 80 MHz $\leqslant f_{\rm VCO} \leqslant$ 230 M $\leqslant$ 4	//Hz; and changed $0 \leqslant p \leqslant 7$ TO $0 \leqslant p$
Changed under Example, fifth row, N", 2 places TO N'	
<ul> <li>Changes from Revision D (September 2009) to Revision E (Octobe</li> <li>Deleted sentence - A different default setting can be programmed or Instruments sales or marketing representative for more information</li> </ul>	n customer request. Contact Texas
Changes from Revision C (January 2009) to Revision D (Septembe	er 2009) Page
Added Note 3: SDA and SCL can go up to 3.6 V as stated in the Re-	
Changes from Revision B (December 2007) to Revision C (January	7 2009) Page
Changed Generic Configuration Register table SLAVE_ADR default	value From: 00b To: 01b16
Changes from Revision A (September 2007) to Revision B (Decem	ber 2007)
Changed Terminal Functions Table - the pin numbers to correspond	
Added note to PWDN description to Generic Configuration Register	
Changed Generic Configuration Register table RID default From: 0h	ı To: Xb16
Changes from Revision * (August 2007) to Revision A (September	2007) Page
• 将数据表状态从"产品预发布"更改为"量产数据"	

Product Folder Links: CDCE937 CDCEL937

30



# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

31

Product Folder Links: CDCE937 CDCEL937

www.ti.com 22-Mar-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCE937PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE937	Samples
CDCE937PWG4	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE937	Samples
CDCE937PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE937	Samples
CDCE937PWRG4	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE937	Samples
CDCEL937PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCEL937	Samples
CDCEL937PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCEL937	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 22-Mar-2024

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CDCE937, CDCEL937:

Automotive: CDCE937-Q1, CDCEL937-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Mar-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE937PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
CDCEL937PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 23-Mar-2024




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CDCE937PWR	TSSOP	PW	20	2000	356.0	356.0	35.0	
CDCEL937PWR	TSSOP	PW	20	2000	367.0	367.0	38.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Mar-2024

## **TUBE**



## \*All dimensions are nominal

7 III GIITTOTTOTOTTO GITO TTOTTIITGI								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CDCE937PW	PW	TSSOP	20	70	530	10.2	3600	3.5
CDCE937PWG4	PW	TSSOP	20	70	530	10.2	3600	3.5
CDCEL937PW	PW	TSSOP	20	70	530	10.2	3600	3.5



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司