

# CDCE(L)913: 支持 SSC 以降低 EMI 的 灵活低功耗 LVC MOS 时钟发生器

## 1 特性

- 可编程时钟发生器系列器件
  - CDCE913/CDCEL913 : 1-PLL , 3 个输出
  - CDCE925/CDCEL925 : 2-PLL , 5 个输出
  - CDCE937/CDCEL937 : 3-PLL , 7 个输出
  - CDCE949/CDCEL949 : 4-PLL , 9 个输出
- 系统内可编程和 EEPROM
  - 串行可编程易失性寄存器
  - 用于存储客户设置的非易失性 EEPROM
- 灵活的输入计时理念
  - 外部晶体 : 8MHz 至 32MHz
  - 片上 VCXO : 拉动范围  $\pm 150$ ppm
  - 高达 160MHz 的单端 LVC MOS
- 高达 230MHz 的自由可选输出频率
- 低噪声 PLL 内核
  - 已集成的 PLL 环路滤波器组件
  - 低电平周期抖动 ( 典型值 50ps )
- 独立的输出电源引脚
  - CDCE913 : 3.3V 和 2.5V
  - CDCEL913 : 1.8V
- 灵活的时钟驱动器 :
  - 三个用户可定义的控制输入 [S0/S1/S2] , 例如 SSC 选择、频率切换、输出使能或断电
  - 为视频、音频、USB、IEEE1394、RFID、Bluetooth®、WLAN、Ethernet™ 和 GPS 生成高精度时钟
  - 生成适用于 TI- DaVinci™、OMAP™ 和 DSP 的常见时钟频率
  - 可编程 SSC 调制
  - 启用 0PPM 时钟生成功能
- 1.8V 器件电源
- 宽温度范围 : -40°C 至 85°C
- 采用 TSSOP 封装
- 适用于简易 PLL 设计和编程的开发和编程套件 (TI Pro-Clock™)

## 2 应用

- [数字电视 \(D-TV\)](#)
- [机顶盒 \(STB\)](#)
- [IP-STB](#)
- [DVD 播放器](#)
- [DVD 录像机](#)
- [打印机](#)

## 3 说明

CDCE913 和 CDCEL913 器件是基于 PLL 且兼具低成本和高性能的模块化可编程时钟合成器。此类器件可通过单个输入频率生成多达 3 个输出时钟。借助集成的可配置 PLL , 可在系统内针对任何时钟频率 ( 高达 230MHz ) 对每个输出进行编程。

CDCE913 具有单独的输出电源引脚 ( $V_{DDOUT}$ ) , 对于 CDCEL913 , 此引脚上的电压为 1.8V , 而对于 CDCE913 , 此引脚上的电压为 2.5V 至 3.3V。

此输入接受一个外部晶体或 LVC MOS 时钟信号。凭借可选片上 VCXO , 可将输出频率与外部控制信号同步。

PLL 支持 SSC ( 展频时钟 ) , 从而改善抗电磁干扰 (EMI) 性能。

为了轻松实现器件自定义来满足应用需要 , 该器件支持使用非易失性 EEPROM 进行编程。所有器件设置均可通过 SDA/SCL 总线 ( 一种二线制串行接口 ) 进行编程。


CDCE913 在 1.8V 环境下工作 , 工作温度范围为 -40°C 至 85°C。

### 封装信息

器件型号	封装 (1)	封装尺寸(2)
CDCE913	PW ( TSSOP , 14 )	5mm × 6.4mm
CDCEL913		

(1) 如需了解所有可用封装 , 请参阅数据表末尾的可订购产品附录。

(2) 封装尺寸 ( 长 × 宽 ) 为标称值 , 并包括引脚 ( 如适用 ) 。



典型应用原理图



## Table of Contents

<b>1 特性</b> .....	1	7.4 Device Functional Modes.....	13
<b>2 应用</b> .....	1	7.5 Programming.....	14
<b>3 说明</b> .....	1	<b>8 Application and Implementation</b> .....	16
<b>4 Pin Configuration and Functions</b> .....	3	8.1 Application Information.....	16
<b>5 Specifications</b> .....	4	8.2 Typical Application.....	16
5.1 Absolute Maximum Ratings.....	4	8.3 Power Supply Recommendations.....	22
5.2 ESD Ratings.....	4	8.4 Layout.....	22
5.3 Recommended Operating Conditions.....	4	<b>9 Register Maps</b> .....	24
5.4 Thermal Information.....	5	9.1 SDA/SCL Configuration Registers.....	24
5.5 Electrical Characteristics.....	5	<b>10 Device and Documentation Support</b> .....	28
5.6 EEPROM Specification.....	7	10.1 Documentation Support.....	28
5.7 Timing Requirements: CLK_IN.....	7	10.2 接收文档更新通知.....	28
5.8 Timing Requirements: SDA/SCL <sup>(1)</sup> .....	7	10.3 支持资源.....	28
5.9 Typical Characteristics.....	8	10.4 Trademarks.....	28
<b>6 Parameter Measurement Information</b> .....	9	10.5 静电放电警告.....	28
<b>7 Detailed Description</b> .....	10	10.6 术语表.....	28
7.1 Overview.....	10	<b>11 Revision History</b> .....	28
7.2 Functional Block Diagram.....	10	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	29
7.3 Feature Description.....	11		

## 4 Pin Configuration and Functions




图 4-1. PW Package 14-Pin TSSOP Top View

表 4-1. Pin Functions

PIN		Type <sup>1</sup>	DESCRIPTION
NAME	NO.		
GND	5, 10	G	Ground
SCL/S2	12	I	<b>SCL</b> : serial clock input LVCMOS (default configuration), internal pullup 500 k $\Omega$ or <b>S2</b> : user-programmable control input; LVCMOS inputs; 500-k $\Omega$ internal pullup
SDA/S1	13	I/O or I	<b>SDA</b> : bidirectional serial data input/output (default configuration), LVCMOS internal pullup; or <b>S1</b> : user-programmable control input; LVCMOS inputs; 500-k $\Omega$ internal pullup
S0	2	I	User-programmable control input S0; LVCMOS inputs; 500-k $\Omega$ internal pullup
VCtrl	4	I	VCXO control voltage (leave open or pull up when not used)
VDD	3	P	1.8-V power supply for the device
VDDOUT	6, 7	P	<b>CDCE913</b> : 3.3-V or 2.5-V supply for all outputs
			<b>CDCEL913</b> : 1.8-V supply for all outputs
Xin/CLK	1	I	Crystal oscillator input or LVCMOS clock Input (selectable through SDA/SCL bus)
Xout	14	O	Crystal oscillator output (leave open or pull up when not used)
Y1	11	O	LVCMOS outputs
Y2	9	O	LVCMOS outputs
Y3	8	O	LVCMOS outputs

1. In = Input, O = Output, I/O = Input or Output G = Ground, P = Power

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	- 0.5	2.5	V
V <sub>DDOUT</sub>	Output clocks supply voltage	CDCEL913	V <sub>DD</sub>	V
		CDCE913	3.6 + 0.5	
V <sub>I</sub>	Input voltage <sup>(2) (3)</sup>	- 0.5	V <sub>DD</sub> + 0.5	V
V <sub>O</sub>	Output voltage <sup>(2)</sup>	- 0.5	V <sub>DDOUT</sub> + 0.5	V
I <sub>I</sub>	Input current (V <sub>I</sub> < 0, V <sub>I</sub> > V <sub>DD</sub> )		20	mA
I <sub>O</sub>	Continuous output current		50	mA
T <sub>J</sub>	Maximum junction temperature		125	°C
T <sub>stg</sub>	Storage temperature	- 65	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime
- (2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) SDA and SCL can go up to 3.6 V as stated in the *Recommended Operating Conditions* table.

### 5.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Device supply voltage	1.7	1.8	1.9	V
V <sub>O</sub>	Output Yx supply voltage for CDCE913, V <sub>DDOUT</sub>	2.3		3.6	V
	Output Yx supply voltage for CDCEL913, V <sub>DDOUT</sub>	1.7		1.9	
V <sub>IL</sub>	Low-level input voltage, LVCMOS			0.3 × V <sub>DD</sub>	V
V <sub>IH</sub>	High-level input voltage, LVCMOS	0.7 × V <sub>DD</sub>			V
V <sub>I(thresh)</sub>	Input voltage threshold, LVCMOS		0.5 × V <sub>DD</sub>		V
V <sub>I(S)</sub>	Input voltage range, S0	0		1.9	V
	Input voltage range S1, S2, SDA, SCL; V <sub>I(thresh)</sub> = 0.5 V <sub>DD</sub>	0		3.6	
V <sub>I(CLK)</sub>	Input voltage range CLK	0		1.9	V
I <sub>OH</sub> / I <sub>OL</sub>	Output current (V <sub>DDOUT</sub> = 3.3 V)			±12	mA
	Output current (V <sub>DDOUT</sub> = 2.5 V)			±10	
	Output current (V <sub>DDOUT</sub> = 1.8 V)			±8	
C <sub>L</sub>	Output load, LVCMOS			15	pF
T <sub>A</sub>	Operating free-air temperature	- 40		85	°C
<b>RECOMMENDED CRYSTAL/VCXO SPECIFICATIONS <sup>(1)</sup></b>					
f <sub>Xtal</sub>	Crystal input frequency range (fundamental mode)	8	27	32	MHz
ESR	Effective series resistance			100	Ω
f <sub>PR</sub>	Pulling range (0 V ≤ V <sub>Ctrl</sub> ≤ 1.8 V) <sup>(2)</sup>	±120	±150		ppm

	MIN	NOM	MAX	UNIT
Frequency control voltage, $V_{Ctrl}$	0		$V_{DD}$	V
$C_0/C_1$ Pullability ratio			220	
$C_L$ On-chip load capacitance at Xin and Xout	0		20	pF

- For more information about VCXO configuration, and crystal recommendation, see [VCXO Application Guideline for CDCE\(L\)9xx Family](#) (application note).
- Pulling range depends on crystal type, on-chip crystal load capacitance, and PCB stray capacitance; pulling range of minimum  $\pm 120$  ppm applies for crystal listed in [VCXO Application Guideline for CDCE\(L\)9xx Family](#) (application note).

## 5.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

THERMAL METRIC <sup>(1) (2) (3)</sup>		CDCEx913	
		PW [TSSOP]	UNIT
		14 PINS	
$R_{\theta JA}$ Junction-to-ambient thermal resistance	Airflow 0 lfm	106	°C/W
	Airflow 150 lfm	93	
	Airflow 200 lfm	92	
	Airflow 250 lfm	90	
	Airflow 500 lfm	85	
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance		1.4	°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance		66	°C/W
$\psi_{JT}$ Junction-to-top characterization parameter		1.35	°C/W
$\psi_{JB}$ Junction-to-board characterization parameter		61.83	°C/W
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance		62	°C/W

- For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application note.
- The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-K board).
- For the most-current package and ordering information, see the [Package Option Addendum](#) at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

## 5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
<b>OVERALL PARAMETER</b>							
$I_{DD}$ Supply current (see <a href="#">图 5-1</a> )		All outputs off, $f_{CLK} = 27$ MHz, $f_{VCO} = 135$ MHz; $f_{OUT} = 27$ MHz	All PLLS on		11		mA
			Per PLL		9		
$I_{DD(OUT)}$ Supply current (see <a href="#">图 5-2</a> and <a href="#">图 5-3</a> )		No load, all outputs on, $f_{OUT} = 27$ MHz	$V_{DDOUT} = 3.3$ V		1.3		mA
			$V_{DDOUT} = 1.8$ V		0.7		
$I_{DD(PD)}$ Power-down current. Every circuit powered down except SDA/SCL		$f_{IN} = 0$ MHz, $V_{DD} = 1.9$ V			30		$\mu$ A
$V_{(PUC)}$ Supply voltage $V_{dd}$ threshold for power-up control circuit				0.85		1.45	V
$f_{VCO}$ VCO frequency range of PLL				80		230	MHz
$f_{OUT}$ LVCMOS output frequency		$V_{DDOUT} = 3.3$ V $V_{DDOUT} = 1.8$ V				230	MHz
						230	
<b>LVCMOS PARAMETER</b>							
$V_{IK}$ LVCMOS input voltage		$V_{DD} = 1.7$ V; $I_I = -18$ mA				-1.2	V
$I_I$ LVCMOS input current		$V_I = 0$ V or $V_{DD}$ ; $V_{DD} = 1.9$ V				$\pm 5$	$\mu$ A
$I_{IH}$ LVCMOS input current for S0/S1/S2		$V_I = V_{DD}$ ; $V_{DD} = 1.9$ V				5	$\mu$ A
$I_{IL}$ LVCMOS input current for S0/S1/S2		$V_I = 0$ V; $V_{DD} = 1.9$ V				-4	$\mu$ A

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
C <sub>1</sub>	Input capacitance at Xin/Clk	V <sub>Clk</sub> = 0 V or V <sub>DD</sub>		6		pF
	Input capacitance at Xout	V <sub>Xout</sub> = 0 V or V <sub>DD</sub>		2		
	Input capacitance at S0/S1/S2	V <sub>IS</sub> = 0 V or V <sub>DD</sub>		3		
<b>CDCE913 - LVCMOS PARAMETER FOR V<sub>DDOUT</sub> = 3.3 V - MODE</b>						
V <sub>OH</sub>	LVCMOS high-level output voltage	V <sub>DDOUT</sub> = 3 V, I <sub>OH</sub> = - 0.1 mA	2.9			V
		V <sub>DDOUT</sub> = 3 V, I <sub>OH</sub> = - 8 mA	2.4			
		V <sub>DDOUT</sub> = 3 V, I <sub>OH</sub> = - 12 mA	2.2			
V <sub>OL</sub>	LVCMOS low-level output voltage	V <sub>DDOUT</sub> = 3 V, I <sub>OL</sub> = 0.1 mA			0.1	V
		V <sub>DDOUT</sub> = 3 V, I <sub>OL</sub> = 8 mA			0.5	
		V <sub>DDOUT</sub> = 3 V, I <sub>OL</sub> = 12 mA			0.8	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	PLL bypass		3.2		ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	V <sub>DDOUT</sub> = 3.3 V (20% - 80%)		0.6		ns
t <sub>jitter(cc)</sub>	Cycle-to-cycle jitter <sup>(2)</sup> <sup>(3)</sup>	1 PLL switching, Y2-to-Y3		50	70	ps
t <sub>jitter(per)</sub>	Peak-to-peak period jitter <sup>(3)</sup>	1 PLL switching, Y2-to-Y3		60	100	ps
t <sub>sk(o)</sub>	Output skew <sup>(4)</sup> , See 表 7-2	f <sub>OUT</sub> = 50 MHz; Y1-to-Y3			60	ps
odc	Output duty cycle <sup>(5)</sup>	f <sub>VCO</sub> = 100 MHz; Pdiv = 1	45%		55%	
<b>CDCE913 - LVCMOS PARAMETER for V<sub>DDOUT</sub> = 2.5 V - MODE</b>						
V <sub>OH</sub>	LVCMOS high-level output voltage	V <sub>DDOUT</sub> = 2.3 V, I <sub>OH</sub> = - 0.1 mA	2.2			V
		V <sub>DDOUT</sub> = 2.3 V, I <sub>OH</sub> = - 6 mA	1.7			
		V <sub>DDOUT</sub> = 2.3 V, I <sub>OH</sub> = - 10 mA	1.6			
V <sub>OL</sub>	LVCMOS low-level output voltage	V <sub>DDOUT</sub> = 2.3 V, I <sub>OL</sub> = 0.1 mA			0.1	V
		V <sub>DDOUT</sub> = 2.3 V, I <sub>OL</sub> = 6 mA			0.5	
		V <sub>DDOUT</sub> = 2.3 V, I <sub>OL</sub> = 10 mA			0.7	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	PLL bypass		3.6		ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	V <sub>DDOUT</sub> = 2.5 V (20% - 80%)		0.8		ns
t <sub>jitter(cc)</sub>	Cycle-to-cycle jitter <sup>(2)</sup> <sup>(3)</sup>	1 PLL switching, Y2-to-Y3		50	70	ps
t <sub>jitter(per)</sub>	Peak-to-peak period jitter <sup>(3)</sup>	1 PLL switching, Y2-to-Y3		60	100	ps
t <sub>sk(o)</sub>	Output skew <sup>(4)</sup> , See 表 7-2	f <sub>OUT</sub> = 50 MHz; Y1-to-Y3			60	ps
odc	Output duty cycle <sup>(5)</sup>	f <sub>VCO</sub> = 100 MHz; Pdiv = 1	45%		55%	
<b>CDCEL913 — LVCMOS PARAMETER for V<sub>DDOUT</sub> = 1.8 V - MODE</b>						
V <sub>OH</sub>	LVCMOS high-level output voltage	V <sub>DDOUT</sub> = 1.7 V, I <sub>OH</sub> = - 0.1 mA	1.6			V
		V <sub>DDOUT</sub> = 1.7 V, I <sub>OH</sub> = - 4 mA	1.4			
		V <sub>DDOUT</sub> = 1.7 V, I <sub>OH</sub> = - 8 mA	1.1			
V <sub>OL</sub>	LVCMOS low-level output voltage	V <sub>DDOUT</sub> = 1.7 V, I <sub>OL</sub> = 0.1 mA			0.1	V
		V <sub>DDOUT</sub> = 1.7 V, I <sub>OL</sub> = 4 mA			0.3	
		V <sub>DDOUT</sub> = 1.7 V, I <sub>OL</sub> = 8 mA			0.6	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	PLL bypass		2.6		ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	V <sub>DDOUT</sub> = 1.8 V (20% - 80%)		0.7		ns
t <sub>jitter(cc)</sub>	Cycle-to-cycle jitter <sup>(2)</sup> <sup>(3)</sup>	1 PLL switching, Y2-to-Y3		80	110	ps
t <sub>jitter(per)</sub>	Peak-to-peak period jitter <sup>(3)</sup>	1 PLL switching, Y2-to-Y3		100	130	ps
t <sub>sk(o)</sub>	Output skew <sup>(4)</sup> , See 表 7-2	f <sub>OUT</sub> = 50 MHz; Y1-to-Y3			50	ps
odc	Output duty cycle <sup>(5)</sup>	f <sub>VCO</sub> = 100 MHz; Pdiv = 1	45%		55%	
<b>SDA/SCL PARAMETER</b>						
V <sub>IK</sub>	SCL and SDA input clamp voltage	V <sub>DD</sub> = 1.7 V; I <sub>I</sub> = - 18 mA			- 1.2	V
I <sub>IH</sub>	SCL and SDA input current	V <sub>I</sub> = V <sub>DD</sub> ; V <sub>DD</sub> = 1.9 V			±10	μA
V <sub>IH</sub>	SDA/SCL input high voltage <sup>(6)</sup>		0.7 × V <sub>DD</sub>			V
V <sub>IL</sub>	SDA/SCL input low voltage <sup>(6)</sup>				0.3 × V <sub>DD</sub>	V
V <sub>OL</sub>	SDA low-level output voltage	I <sub>OL</sub> = 3 mA, V <sub>DD</sub> = 1.7 V			0.2 × V <sub>DD</sub>	V

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
C <sub>I</sub>	SCL/SDA input capacitance	V <sub>I</sub> = 0 V or V <sub>DD</sub>			3	10	pF

- (1) All typical values are at respective nominal V<sub>DD</sub>.
- (2) 10,000 cycles.
- (3) Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, f<sub>VCO</sub> = 108 MHz, f<sub>OUT</sub> = 27 MHz (measured at Y2).
- (4) The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider.
- (5) odc depends on output rise and fall time (t<sub>r</sub>/t<sub>f</sub>); data sampled on rising edge (t<sub>r</sub>)
- (6) SDA and SCL pins are 3.3-V tolerant.

## 5.6 EEPROM Specification

		MIN	TYP	MAX	UNIT
EEcyc	Programming cycles of EEPROM	100	1000		cycles
EEret	Data retention	10			years

## 5.7 Timing Requirements: CLK\_IN

over recommended ranges of supply voltage, load, and operating free-air temperature

		MIN	NOM	MAX	UNIT	
f <sub>CLK</sub>	LVCMOS clock input frequency	PLL bypass mode		0	160	MHz
		PLL mode		8	160	
t <sub>r</sub> / t <sub>f</sub>	Rise and fall time CLK signal (20% to 80%)			3	ns	
	Duty cycle CLK at V <sub>DD</sub> /2	40%		60%		

## 5.8 Timing Requirements: SDA/SCL <sup>(1)</sup>

		STANDARD MODE		FAST MODE		UNIT
		MIN	MAX	MIN	MAX	
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>su</sub> (START)	START setup time (SCL high before SDA low)	4.7		0.6		μs
t <sub>h</sub> (START)	START hold time (SCL low after SDA low)	4		0.6		μs
t <sub>w</sub> (SCLL)	SCL low-pulse duration	4.7		1.3		μs
t <sub>w</sub> (SCLH)	SCL high-pulse duration	4		0.6		μs
t <sub>h</sub> (SDA)	SDA hold time (SDA valid after SCL low)	0	3.45	0	0.9	μs
t <sub>su</sub> (SDA)	SDA setup time	250		100		ns
t <sub>r</sub>	SCL/SDA input rise time		1000		300	ns
t <sub>f</sub>	SCL/SDA input fall time		300		300	ns
t <sub>su</sub> (STOP)	STOP setup time	4		0.6		μs
t <sub>BUS</sub>	Bus free time between a STOP and START condition	4.7		1.3		μs

- (1) See [图 7-8](#)

### 5.9 Typical Characteristics




图 5-1. CDCE913, CDCEL913 Supply Current vs PLL Frequency




图 5-2. CDCE913 Output Current vs Output Frequency




图 5-3. CDCEL913 Output Current vs Output Frequency



## 6 Parameter Measurement Information




图 6-1. Test Load




图 6-2. Test Load for 50-Ω Board Environment

## 7 Detailed Description

### 7.1 Overview

The CDCE913 and CDCEL913 devices are modular PLL-based, low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. The devices generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using the integrated configurable PLL.

The CDCx913 has separate output supply pins,  $V_{DDOUT}$ , which is 1.8 V for CDCEL913 and 2.5 V to 3.3 V for CDCE913.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, a selectable on-chip VCXO allows synchronization of the output frequency to an external control signal, that is, the PWM signal.

The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, Bluetooth, Ethernet, GPS) or interface (USB, IEEE1394, memory stick) clocks from, for example, a 27-MHz reference input frequency.

The PLL supports spread-spectrum clocking (SSC). SSC can be center-spread or down-spread clocking, which is a common technique to reduce electromagnetic interference (EMI).


Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristics.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. The device is preset to a factory default configuration (see [Default Device Configuration](#)) that can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1, and S2, can be used to select different frequencies, change SSC setting for lowering EMI, or control other features like outputs disable to low, outputs 3-state, power down, PLL bypass, and so forth).

The CDCx913 operates in a 1.8-V environment. The device operates in a temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Control Terminal Configuration

The CDCE913 or CDCEL913 has three user-definable control terminals (S0, S1, and S2), which allow external control of device settings. The devices can be programmed to any of the following functions:

- Spread-spectrum clocking selection → spread type and spread amount selection
- Frequency selection → switching between any of two user-defined frequencies
- Output state selection → output configuration and power-down control

The user can predefine up to eight different control settings. 表 7-1 and 表 7-2 explain these settings.

**表 7-1. Control Terminal Definition**

EXTERNAL CONTROL BITS	PLL1 SETTING			Y1 SETTING
Control function	PLL frequency selection	SSC selection	Output Y2/Y3 selection	Output Y1 and power-down selection

**表 7-2. PLLx Setting (Can Be Selected for Each PLL Individually) <sup>(1)</sup>**

SSCx [3 Bits]			CENTER	DOWN
<b>SSC SELECTION (CENTER/DOWN)</b>				
0	0	0	0% (off)	0% (off)
0	0	1	±0.25%	- 0.25%
0	1	0	±0.5%	- 0.5%
0	1	1	±0.75%	- 0.75%
1	0	0	±1.0%	- 1.0%
1	0	1	±1.25%	- 1.25%
1	1	0	±1.5%	- 1.5%
1	1	1	±2.0%	- 2.0%

(1) Center-spread/down-spread, Frequency0/Frequency1 and State0/State1 are user-definable in PLLx configuration register.

**表 7-3. PLLx Setting, Frequency Selection (Can Be Selected for Each PLL Individually) <sup>(1)</sup>**

FSx	FUNCTION
0	Frequency0
1	Frequency1

(1) Frequency0 and Frequency1 can be any frequency within the specified  $f_{VCO}$  range.

**表 7-4. PLLx Setting, Output Selection <sup>(1)</sup> (Y2 ... Y3)**

YxYx	FUNCTION
0	State0
1	State1

(1) State0/State1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low, or active.

**表 7-5. Y1 Setting <sup>(1)</sup>**

Y1 SELECTION	
Y1	FUNCTION
0	State 0

表 7-5. Y1 Setting (1) (续)

Y1 SELECTION	
1	State 1

(1) State0 and State1 are user definable in the generic configuration register and can be power down, 3-state, low, or active.

S1/SDA and S2/SCL pins of the CDCE913 or CDCEL913 are dual-function pins. In the default configuration, the pins are defined as SDA/SCL for the serial programming interface. The pins can be programmed as control pins (S1/S2) by setting the appropriate bits in the EEPROM. Changes to the control register (Bit [6] of byte **02h**) have no effect until the pins are written into the EEPROM.

After the S1/SDA and S2/SCL pins are set as control pins, the serial programming interface is no longer available. However, if V<sub>DDOUT</sub> is forced to GND, the two control pins, S1 and S2, temporarily act as serial programming pins (SDA/SCL).

S0 is **not** a multi-use pin. S0 is a control pin only.

### 7.3.2 Default Device Configuration

The internal EEPROM of the CDCE913 or CDCEL913 is preconfigured with a factory default configuration, as shown in 图 7-1 (The input frequency is passed through the output as a default). This preconfiguration allows the device to operate in default mode without the extra production step of programming. The default setting appears after power is supplied or after a power-down - power-up sequence, until the device is reprogrammed by the user to a different application configuration. A new register setting is programmed through the serial SDA/SCL interface.




图 7-1. Default Configuration

表 7-6 shows the factory default setting for the Control Terminal register. Though eight different register settings are possible, in the default configuration, only the first two settings (0 and 1) can be selected with S0, as S1 and S2 are configured as programming pins in default mode.

表 7-6. Factory Default Setting for Control Terminal Register (1)

EXTERNAL CONTROL PINS			Y1	PLL1 SETTINGS		
S2	S1	S0	OUTPUT SELECTION	FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION
SCL (I <sup>2</sup> C)	SDA (I <sup>2</sup> C)	0	3-state	f <sub>VC01_0</sub>	off	3-state
SCL (I <sup>2</sup> C)	SDA (I <sup>2</sup> C)	1	Enabled	f <sub>VC01_0</sub>	off	Enabled

(1) In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. S1 and S2 do not have any control-pin function but are internally interpreted as if S1 = 0 and S2 = 0. S0, however, is a control pin, which in the default mode switches all outputs ON or OFF (as previously predefined).

### 7.3.3 SDA/SCL Serial Interface

The CDCE913 or CDCEL913 operates as a target device of the 2-wire serial SDA/SCL bus, compatible with the popular SMBus or I<sup>2</sup>C specification. The devices operate in the standard-mode transfer (up to 100 kbps) and fast-mode transfer (up to 400 kbps) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDCE913 and CDCEL913 are dual function pins. In the default configuration, the pins are used as the SDA/SCL serial programming interface. The pins can be reprogrammed as general-purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, byte **02h**, bit **[6]**.

### 7.3.4 Data Protocol

The device supports *Byte Write and Byte Read* and *Block Write and Block Read* operations.

For *Byte Write/Read* operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most-significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of bytes read out are defined by Byte Count in the generic configuration register. At the *Block Read* instruction, all bytes defined in Byte Count must be read out to finish the read cycle correctly.

After a byte has been sent, the byte is written into the internal register and is effective immediately. This applies to each transferred byte, regardless of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM write cycle is initiated, the internal registers are written into the EEPROM. Data can be read out during the programming sequence (*Byte Read* or *Block Read*). The programming status can be monitored by *EEPIP*, byte 01h - bit 6. Before beginning EEPROM programming, pull CLKIN LOW. CLKIN must be held LOW for the duration of EEPROM programming. After initiating EEPROM programming with *EEWRITE*, byte 06h-bit 0, do not write to the device registers until *EEPIP* is read back as a 0.

The offset of the indexed byte is encoded in the command code, as described in [表 7-8](#).


**表 7-7. Target Receiver Address (7 Bits)**

DEVICE	A6	A5	A4	A3	A2	A1 <sup>(1)</sup>	A0 <sup>(1)</sup>	R/ W
<b>CDCE913/CDCEL913</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>1/0</b>
CDCE925/CDCEL925	1	1	0	0	1	0	0	1/0
CDCE937/CDCEL937	1	1	0	1	1	0	1	1/0
CDCE949/CDCEL949	1	1	0	1	1	0	0	1/0

(1) Address bits A0 and A1 are programmable through the SDA/SCL bus (byte **01**, bits **[1:0]**). This allows addressing up to 4 devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.

## 7.4 Device Functional Modes

### 7.4.1 SDA/SCL Hardware Interface

 **图 7-2** shows how the CDCE913 or CDCEL913 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus, but reducing the speed (400 kHz is the maximum) can be necessary if many devices are connected.

Note that the pullup resistors ( $R_P$ ) depend on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k $\Omega$ . The pullup value must meet the minimum sink current of 3 mA at  $V_{OLmax} = 0.4$  V for the output stages (for more details see the SMBus or I<sup>2</sup>C Bus specification).




图 7-2. SDA / SCL Hardware Interface

### 7.5 Programming

表 7-8. Command Code Definition

BIT	DESCRIPTION
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation
(6:0)	Byte offset for Byte Read, Block Read, Byte Write, and Block Write operations




图 7-3. Generic Programming Sequence




图 7-4. Byte Write Protocol






图 7-5. Byte Read Protocol




A. Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, Data byte 0 is used for internal test purpose and must not be overwritten.

**图 7-6. Block Write Protocol**



**图 7-7. Block Read Protocol**



**图 7-8. Timing Diagram for SDA/SCL Serial Control Interface**

## 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 8.1 Application Information

The CDCE913 device is an easy-to-use high-performance, programmable CMOS clock synthesizer. The device can be used as a crystal buffer, clock synthesizer with separate output supply pin. The CDCE913 features an on-chip loop filter and Spread-spectrum modulation. Programming can be done through I<sup>2</sup>C, pin-mode, or using on-chip EEPROM. This section shows some examples of the CDCE913 in various applications.

### 8.2 Typical Application

图 8-1 显示了 CDCEL913 在音频/视频应用中使用 1.8-V 单电源。




图 8-1. Single-Chip Solution Using CDCE913 for Generating Audio/Video Frequencies

#### 8.2.1 Design Requirements

CDCE913 supports spread spectrum clocking (SSC) with multiple control parameters:

- Modulation amount (%)
- Modulation frequency (>20 kHz)
- Modulation shape (triangular, Hershey, and others)
- Center spread / down spread ( $\pm$  or  $-$ )






图 8-2. Modulation Frequency ( $f_m$ ) and Modulation Amount





图 8-3. Spread Spectrum Modulation Shapes

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Spread-Spectrum Clock (SSC)

Spread-spectrum modulation is a method to spread emitted energy over a larger bandwidth. In clocking, spread spectrum can reduce Electromagnetic Interference (EMI) by reducing the level of emission from clock distribution network.



CDCS502 with a 25-MHz Crystal, FS = 1, Fout = 100 MHz, and 0%, ±0.5, ±1%, and ±2% SSC

图 8-4. Comparison Between Typical Clock Power Spectrum and Spread-Spectrum Clock

### 8.2.2.2 PLL Frequency Planning

At a given input frequency ( $f_{IN}$ ), use 方程式 1 to calculate the output frequency ( $f_{OUT}$ ) of the CDCE913 or CDCEL913 device.

$$f_{OUT} = \frac{f_{IN}}{Pdiv} \times \frac{N}{M} \tag{1}$$

where

- M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL
- Pdiv (1 to 127) is the output divider

Use 方程式 2 to calculate the target VCO frequency ( $f_{VCO}$ ) of each PLL.

$$f_{VCO} = f_{IN} \times \frac{N}{M} \tag{2}$$

The PLL internally operates as fractional divider and requires the following multiplier/divider settings:

- N
- $P = 4 - \text{int}(\log_2 N/M)$ ; if  $P < 0$  then  $P = 0$
- $Q = \text{int}(N'/M)$
- $R = N' - M \times Q$

where

$$N' = N \times 2^P$$

$$N \geq M;$$

$$80 \text{ MHz} \leq f_{VCO} \leq 230 \text{ MHz}$$

$$16 \leq Q \leq 63$$

$$0 \leq P \leq 4$$

$$0 \leq R \leq 51$$

**Example:**

for  $f_{IN} = 27 \text{ MHz}$ ;  $M = 1$ ;  $N = 4$ ;  $P_{div} = 2$

$$\rightarrow f_{OUT} = 54 \text{ MHz}$$

$$\rightarrow f_{VCO} = 108 \text{ MHz}$$

$$\rightarrow P = 4 - \text{int}(\log_2 4) = 4 - 2 = 2$$

$$\rightarrow N' = 4 \times 2^2 = 16$$

$$\rightarrow Q = \text{int}(16) = 16$$

$$\rightarrow R = 16 - 16 = 0$$

for  $f_{IN} = 27 \text{ MHz}$ ;  $M = 2$ ;  $N = 11$ ;  $P_{div} = 2$

$$\rightarrow f_{OUT} = 74.25 \text{ MHz}$$

$$\rightarrow f_{VCO} = 148.50 \text{ MHz}$$

$$\rightarrow P = 4 - \text{int}(\log_2 5.5) = 4 - 2 = 2$$

$$\rightarrow N' = 11 \times 2^2 = 44$$

$$\rightarrow Q = \text{int}(22) = 22$$

$$\rightarrow R = 44 - 44 = 0$$

The values for P, Q, R, and N' are automatically calculated when using TI Pro-Clock™ software.

### 8.2.2.3 Crystal Oscillator Start-up

When the CDCE913 or CDCEL913 is used as a crystal buffer, crystal oscillator start-up dominates the start-up time compared to the internal PLL lock time. The following diagram shows the oscillator start-up sequence for a 27-MHz crystal input with an 8-pF load. The start-up time for the crystal is in the order of approximately 250  $\mu\text{s}$  compared to approximately 10  $\mu\text{s}$  of lock time. In general, lock time is an order of magnitude less compared to the crystal start-up time.




图 8-5. Crystal Oscillator Start-Up vs PLL Lock Time

### 8.2.2.4 Frequency Adjustment with Crystal Oscillator Pulling

The frequency for the CDCE913 or CDCEL913 is adjusted for media and other applications with the VCXO control input  $V_{Ctrl}$ . If a PWM-modulated signal is used as a control signal for the VCXO, an external filter is needed.




图 8-6. Frequency Adjustment Using PWM Input to the VCXO Control

### 8.2.2.5 Unused Inputs/Outputs

If VCXO pulling functionality is not required,  $V_{Ctrl}$  must be left floating. All other unused inputs must be set to GND. Unused outputs must be left floating.

If one output block is not used, TI recommends disabling the block. However, TI always recommends providing the supply for the second output block even if the block is disabled.

### 8.2.2.6 Switching Between XO and VCXO Mode

When the CDCE(L)913 is in crystal oscillator or in VCXO configuration, the internal capacitors require different internal capacitance. The following steps are recommended to switch to VCXO mode when the configuration for the on-chip capacitor is still set for XO mode. To center the output frequency to 0 ppm:

1. While in XO mode, put  $V_{ctrl} = V_{dd}/2$
2. Switch from XO mode to VCXO mode
3. Program the internal capacitors to obtain 0 ppm at the output.

### 8.2.3 Application Curves

图 8-7, 图 8-8, 图 8-9, and 图 8-10 show CDCE913 measurements with the SSC feature enabled. Device Configuration: 27-MHz input, 27-MHz output.




图 8-7.  $f_{OUT} = 27$  MHz, VCO Frequency < 125 MHz, SSC (2% Center)




图 8-8.  $f_{OUT} = 27$  MHz, VCO Frequency > 175 MHz, SSC (1%, Center)




图 8-9. Output Spectrum With SSC Off




图 8-10. Output Spectrum With SSC On, 2% Center

## 8.3 Power Supply Recommendations

When using an external reference clock, XIN/CLK must be driven before  $V_{DD}$  ramps to avoid risk of unstable output. If  $V_{DDOUT}$  is applied before  $V_{DD}$ , TI recommends keeping  $V_{DD}$  pulled to GND until  $V_{DDOUT}$  is ramped. In case the  $V_{DDOUT}$  is powered while  $V_{DD}$  is floating, there is a risk of high current flowing on the  $V_{DDOUT}$ .

The device has a power-up control that is connected to the 1.8-V supply. This disables the entire device until the 1.8-V supply reaches a sufficient voltage level. Then, the device switches on all internal components, including the outputs. If there is a 3.3-V  $V_{DDOUT}$  available before the 1.8-V, the outputs stay disabled until the 1.8-V supply reaches a certain level.

## 8.4 Layout


### 8.4.1 Layout Guidelines

When the CDCE913 is used as a crystal buffer, any parasitics across the crystal affects the pulling range of the VCXO. Therefore, take care placing the crystal units on the board. Crystals must be placed as close to the device as possible, verifying that the routing lines from the crystal terminals to XIN and XOUT have the same length.


If possible, cut out both ground plane and power plane under the area where the crystal and the routing to the device are placed. In this area, always avoid routing any other signal line to avoid adding a source of noise coupling.

Additional discrete capacitors can be required to meet the load capacitance specification of certain crystal. For example, a 10.7-pF load capacitor is not fully programmable on the chip, because the internal capacitor can range from 0 pF to 20 pF with steps of 1 pF. The 0.7-pF capacitor therefore can be discretely added on top of an internal 10-pF capacitor.

To minimize the inductive influence of the trace, TI recommends placing this small capacitor as close to the device as possible and symmetrically with respect to XIN and XOUT.

 **图 8-11** shows a conceptual layout detailing recommended placement of power supply bypass capacitors. For component side mounting, use 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.

### 8.4.2 Layout Example



- |   |   |
|---|---|
| <p><b>1</b> Place crystal with associated load caps as close to the chip</p>        | <p><b>2</b> Place series termination resistors at Clock outputs to improve signal integrity</p> |
| <p><b>3</b> Place bypass caps close to the device pins, ensure wide freq. range</p> | <p><b>4</b> Use ferrite beads to isolate the device supply pins from board noise sources</p>    |

图 8-11. Annotated Layout

## 9 Register Maps

### 9.1 SDA/SCL Configuration Registers

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCE913 or CDCEL913. All settings can be manually written into the device through the SDA/SCL bus or easily programmed by using the TI Pro-Clock™ software. TI Pro-Clock™ software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

**表 9-1. SDA/SCL Registers**

ADDRESS OFFSET	REGISTER DESCRIPTION	TABLE
00h	Generic configuration register	<a href="#">表 9-3</a>
10h	PLL1 configuration register	<a href="#">表 9-4</a>

The grey-highlighted bits, described in the configuration register tables in the following pages, belong to the control terminal register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2. See [Control Terminal Configuration](#) .

**表 9-2. Configuration Register, External Control Terminals**

	EXTERNAL CONTROL PINS			Y1	PLL1 Settings		
	S2	S1	S0	OUTPUT SELECTION	FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION
				Y1	FS1	SSC1	Y2Y3
0	0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0
1	0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1
2	0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2
3	0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3
4	1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4
5	1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5
6	1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6
7	1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7
	Address offset <sup>(1)</sup>			04h	13h	10h - 12h	15h

(1) Address offset refers to the byte address in the configuration register in [表 9-3](#) and [表 9-4](#).



表 9-3. Generic Configuration Register

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION
00h	7	E_EL	Xb	Device identification (read-only): 1 is CDCE913 (3.3 V out), 0 is CDCEL913 (1.8 V out)
	6:4	RID	Xb	Revision identification number (read-only)
	3:0	VID	1h	Vendor identification number (read-only)
01h	7	-	0b	Reserved - always write 0
	6	EEPIP	0b	EEPROM programming Status <sup>4:(4)</sup> (read-only) 0 - EEPROM programming is completed. 1 - EEPROM is in programming mode.
	5	EELOCK	0b	Permanently lock EEPROM data <sup>(5)</sup> 0 - EEPROM is not locked. 1 - EEPROM is permanently locked.
	4	PWDN	0b	Device power down (overwrites S0/S1/S2 setting; configuration register settings are unchanged) Note: PWDN can not be set to 1 in the EEPROM. 0 - Device active (PLL1 and all outputs are enabled) 1 - Device power down (PLL1 in power down and all outputs in 3-state)
	3:2	INCLK	00b	Input clock selection: 00 - Xtal 10 - LVCMOS 01 - VCXO 11 - Reserved
	1:0	TARGET_ADR	01b	Address bits A0 and A1 of the target receiver address
02h	7	M1	1b	Clock source selection for output Y1: 0 - Input clock 1 - PLL1 clock
	6	SPICON	0b	Operation mode selection for pin 12/13 <sup>(6)</sup> 0 - Serial programming interface SDA (pin 13) and SCL (pin 12) 1 - Control pins S1 (pin 13) and S2 (pin 12)
	5:4	Y1_ST1	11b	Y1-State0/1 definition
	3:2	Y1_ST0	01b	00 - Device power down (all PLLs in power down and all outputs in 3-State) 10 - Y1 disabled to low 01 - Y1 disabled to 3-state 11 - Y1 enabled
	1:0	Pdiv1 [9:8]	001h	10-bit Y1-output-divider Pdiv1: 0 - Divider reset and stand-by 1 to 1023 - Divider value
7:0	Pdiv1 [7:0]			
04h	7	Y1_7	0b	Y1_x State Selection <sup>(7)</sup> 0 - State0 (predefined by Y1_ST0) 1 - State1 (predefined by Y1_ST1)
	6	Y1_6		
	5	Y1_5		
	4	Y1_4		
	3	Y1_3		
	2	Y1_2		
	1	Y1_1		
	0	Y1_0		
05h	7:3	XCSEL	0Ah	Crystal load capacitor selection <sup>(8)</sup> 00h - 0 pF 01h - 1 pF 02h - 2 pF :14h to 1Fh - 20 pF
	2:0		0b	Reserved - do not write other than 0
06h	7:1	BCOUNT	20h	7-bit byte count (defines the number of bytes which is sent from this device at the next <i>Block Read</i> transfer); all bytes must be read out to finish the read cycle correctly.
	0	EEWRITE	0b	Initiate EEPROM write cycle <sup>(4) (9)</sup> 0 - No EEPROM write cycle 1 - Start EEPROM write cycle (internal registers are saved to the EEPROM)
07h-0Fh		—	0h	Unused address range

(1) Writing data beyond '20h can affect device function.

(2) All data transferred with the MSB first

(3) Unless customer-specific setting

(4) During EEPROM programming, no data is allowed to be sent to the device through the SDA/SCL bus until the programming sequence is completed. Data, however, can be read out during the programming sequence (*Byte Read* or *Block Read*).

(5) If this bit is set to high in the EEPROM, the actual data in the EEPROM is permanently locked. No further programming is possible. Data, however can still be written through the SDA/SCL bus to the internal register to change device function on the fly, but new data can no longer be saved to the EEPROM. EELOCK is effective only if written into the EEPROM.

- (6) Selection of *control pins* is effective only if written into the EEPROM. After the pins are written into the EEPROM, the serial programming pins are no longer available. However, if  $V_{DDOUT}$  is forced to GND, the two control pins, S1 and S2, temporarily act as serial programming pins (SDA/SCL), and the two target receiver address bits are reset to  $A0 = 0$  and  $A1 = 0$ .
- (7) These are the bits of the control terminal register (see 表 9-2 ). The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C1, C2) must be used to achieve the best clock performance. External capacitors must be used only to finely adjust  $C_L$  by a few picofarads. The value of  $C_L$  can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF. For  $C_L > 20$  pF, use additional external capacitors. The device input capacitance value must be considered, which always adds 1.5 pF (6 pF/2 pF) to the selected  $C_L$ . For more about VCXO configuration and crystal recommendation, see the [VCXO Application Guideline for CDCE\(L\)9xx Family](#) application note.
- (9) The EEPROM WRITE bit must be sent last. This verifies that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level-high does not trigger an EEPROM WRITE cycle. The EEWRITE bit must be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIP. If EELOCK is set to high, no EEPROM programming is possible.

表 9-4. PLL1 Configuration Register

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION																		
10h	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC selection (modulation amount). <sup>(4)</sup>  <table style="width: 100%; border: none;"> <tr> <td style="width: 50%;"><b>Down</b></td> <td style="width: 50%;"><b>Center</b></td> </tr> <tr> <td>000 (off)</td> <td>000 (off)</td> </tr> <tr> <td>001 - 0.25%</td> <td>001 ± 0.25%</td> </tr> <tr> <td>010 - 0.5%</td> <td>010 ± 0.5%</td> </tr> <tr> <td>011 - 0.75%</td> <td>011 ± 0.75%</td> </tr> <tr> <td>100 - 1.0%</td> <td>100 ± 1.0%</td> </tr> <tr> <td>101 - 1.25%</td> <td>101 ± 1.25%</td> </tr> <tr> <td>110 - 1.5%</td> <td>110 ± 1.5%</td> </tr> <tr> <td>111 - 2.0%</td> <td>111 ± 2.0%</td> </tr> </table>	<b>Down</b>	<b>Center</b>	000 (off)	000 (off)	001 - 0.25%	001 ± 0.25%	010 - 0.5%	010 ± 0.5%	011 - 0.75%	011 ± 0.75%	100 - 1.0%	100 ± 1.0%	101 - 1.25%	101 ± 1.25%	110 - 1.5%	110 ± 1.5%	111 - 2.0%	111 ± 2.0%
	<b>Down</b>	<b>Center</b>																				
	000 (off)	000 (off)																				
001 - 0.25%	001 ± 0.25%																					
010 - 0.5%	010 ± 0.5%																					
011 - 0.75%	011 ± 0.75%																					
100 - 1.0%	100 ± 1.0%																					
101 - 1.25%	101 ± 1.25%																					
110 - 1.5%	110 ± 1.5%																					
111 - 2.0%	111 ± 2.0%																					
4:2	SSC1_6 [2:0]	000b																				
1:0	SSC1_5 [2:1]	000b																				
11h	7	SSC1_5 [0]	000b																			
	6:4	SSC1_4 [2:0]	000b																			
	3:1	SSC1_3 [2:0]	000b																			
	0	SSC1_2 [2]	000b																			
12h	7:6	SSC1_2 [1:0]	000b																			
	5:3	SSC1_1 [2:0]	000b																			
	2:0	SSC1_0 [2:0]	000b																			
13h	7	FS1_7	0b	FS1_x: PLL1 frequency selection <sup>(4)</sup>  0 - $f_{VCO1_0}$ (predefined by PLL1_0 - multiplier/divider value) 1 - $f_{VCO1_1}$ (predefined by PLL1_1 - multiplier/divider value)																		
	6	FS1_6	0b																			
	5	FS1_5	0b																			
	4	FS1_4	0b																			
	3	FS1_3	0b																			
	2	FS1_2	0b																			
	1	FS1_1	0b																			
	0	FS1_0	0b																			
14h	7	MUX1	1b	PLL1 multiplexer: 0 - PLL1 1 - PLL1 bypass (PLL1 is in power down)																		
	6	M2	1b	Output Y2 multiplexer: 0 - Pdiv1 1 - Pdiv2																		
	5:4	M3	10b	Output Y3 Multiplexer: 00 - Pdiv1-divider 01 - Pdiv2-divider 10 - Pdiv3-divider 11 - Reserved																		
	3:2	Y2Y3_ST1	11b	00 - Y2/Y3 disabled to 3-state (PLL1 is in power down)																		
	1:0	Y2Y3_ST0	01b	Y2, Y3-State0/1definition: 01 - Y2/Y3 disabled to 3-State 10 - Y2/Y3 disabled to low 11 - Y2/Y3 enabled																		
15h	7	Y2Y3_7	0b	Y2Y3_x output state selection. <sup>(4)</sup>  0 - State0 (predefined by Y2Y3_ST0) 1 - State1 (predefined by Y2Y3_ST1)																		
	6	Y2Y3_6	0b																			
	5	Y2Y3_5	0b																			
	4	Y2Y3_4	0b																			
	3	Y2Y3_3	0b																			
	2	Y2Y3_2	0b																			
	1	Y2Y3_1	1b																			
	0	Y2Y3_0	0b																			

**表 9-4. PLL1 Configuration Register (续)**

OFFSET <sup>(1)</sup>	BIT <sup>(2)</sup>	ACRONYM	DEFAULT <sup>(3)</sup>	DESCRIPTION			
16h	7	SSC1DC	0b	PLL1 SSC down/center selection:	0 - Down 1 - Center		
	6:0	Pdiv2	01h	7-bit Y2-output-divider Pdiv2:	0 - Reset and stand-by 1 to 127 - Divider value		
17h	7	—	0b	Reserved - do not write others than 0			
	6:0	Pdiv3	01h	7-bit Y3-output-divider Pdiv3:	0 - Reset and stand-by 1 to 127 - Divider value		
18h	7:0	PLL1_ON [11:4]	004h	PLL1_0 <sup>(5)</sup> : 30-bit multiplier/divider value for frequency $f_{VCO1,0}$ (for more information, see the <i>PLL Multiplier/Divider Definition</i> paragraph).			
19h	7:4	PLL1_ON [3:0]					
	3:0	PLL1_OR [8:5]	000h				
1Ah	7:3	PLL1_OR[4:0]					
	2:0	PLL1_OQ [5:3]	10h				
1Bh	7:5	PLL1_OQ [2:0]					
	4:2	PLL1_OP [2:0]	010b				
	1:0	VCO1_0_RANGE	00b			$f_{VCO1,0}$ range selection: 00 - $f_{VCO1,0} < 125$ MHz 01 - $125 \text{ MHz} \leq f_{VCO1,0} < 150$ MHz 10 - $150 \text{ MHz} \leq f_{VCO1,0} < 175$ MHz 11 - $f_{VCO1,0} \geq 175$ MHz	
1Ch	7:0	PLL1_1N [11:4]	004h			PLL1_1 <sup>(5)</sup> : 30-bit multiplier/divider value for frequency $f_{VCO1,1}$ (for more information see the <i>PLL Multiplier/Divider Definition</i> ).	
1Dh	7:4	PLL1_1N [3:0]					
	3:0	PLL1_1R [8:5]	000h				
1Eh	7:3	PLL1_1R[4:0]					
	2:0	PLL1_1Q [5:3]	10h				
1Fh	7:5	PLL1_1Q [2:0]					
	4:2	PLL1_1P [2:0]	010b				
	1:0	VCO1_1_RANGE	00b	$f_{VCO1,1}$ range selection: 00 - $f_{VCO1,1} < 125$ MHz 01 - $125 \text{ MHz} \leq f_{VCO1,1} < 150$ MHz 10 - $150 \text{ MHz} \leq f_{VCO1,1} < 175$ MHz 11 - $f_{VCO1,1} \geq 175$ MHz			

- (1) Writing data beyond 20h can adversely affect device function.
- (2) All data is transferred MSB-first.
- (3) Unless a custom setting is used.
- (4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.
- (5) PLL settings limits:  $16 \leq q \leq 63$ ,  $0 \leq p \leq 7$ ,  $0 \leq r \leq 511$ ,  $0 < N < 4096$ .

## 10 Device and Documentation Support

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, [VCXO Application Guideline for CDCE\(L\)9xx Family application note](#)

### 10.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 10.3 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

### 10.4 Trademarks

Ethernet™ is a trademark of Xerox Corporation.

DaVinci™, OMAP™, Pro-Clock™, and TI E2E™ are trademarks of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

所有商标均为其各自所有者的财产。

### 10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 10.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 11 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision H (February 2024) to Revision I (August 2024)	Page
• 向 <a href="#">应用</a> 列表添加了链接.....	1
• Updated footnote language to conform to updated TI Datasheet Guidelines throughout the <a href="#">Specifications</a> section.....	4
• Updated <a href="#">Power Supply Recommendations</a> section with correct power sequence.....	22

Changes from Revision G (October 2016) to Revision H (February 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 将提到 I <sup>2</sup> C 的旧术语实例通篇更改为控制器和目标.....	1
• 将 <a href="#">器件信息</a> 表更改为 <a href="#">封装信息</a> .....	1
• Changed unit kbit/s to kbps.....	13
• Added information on allowable data inputs during the EEPROM write cycle in <a href="#">Data Protocol</a> .....	13

<b>Changes from Revision F (April 2015) to Revision G (October 2016)</b>	<b>Page</b>
• 将数据表标题从 CDCEx913 具有 1.8V、2.5V 和 3.3V 输出的可编程 1-PLL VCXO 时钟合成器 更改为： CDCE(L)913：支持 SSC 以降低 EMI 的灵活低功耗 LVCMOS 时钟发生器 .....	1

<b>Changes from Revision E (March 2010) to Revision F (April 2015)</b>	<b>Page</b>
• 添加了 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分 .....	1
• Added in Figure 9, second S to Sr .....	14
• Changed 100 MHz < $f_{VCO}$ > 200 MHz; TO 80 MHz $\leq f_{VCO} \leq$ 230 MHz; and changed $0 \leq p \leq 7$ TO $0 \leq p \leq 4$ .....	18
• Changed under Example, fifth row, N', 2 places TO N' .....	18

<b>Changes from Revision D (October 2009) to Revision E (March 2010)</b>	<b>Page</b>
• Added PLL settings limits: $16 \leq q \leq 63$ , $0 \leq p \leq 7$ , $0 \leq r \leq 511$ to PLL Multiplier/Divider Definition Section .....	18
• Added PLL settings limits: $16 \leq q \leq 63$ , $0 \leq p \leq 7$ , $0 \leq r \leq 511$ , $0 < N < 4096$ foot to PLL1 Configure Register Table .....	24

<b>Changes from Revision C (August 2007) to Revision D (October 2009)</b>	<b>Page</b>
• Deleted sentence - A different default setting can be programmed upon customer request. Contact Texas Instruments sales or marketing representative for more information .....	12

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCE913PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCE913PWG4	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCE913PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCE913PWRG4	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913	Samples
CDCEL913PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913	Samples
CDCEL913PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**OTHER QUALIFIED VERSIONS OF CDCE913, CDCEL913 :**

- Automotive : [CDCE913-Q1](#), [CDCEL913-Q1](#)

**NOTE: Qualified Version Definitions:**

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CDCEL913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE913PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
CDCEL913PWR	TSSOP	PW	14	2000	367.0	367.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CDCE913PW	PW	TSSOP	14	90	530	10.2	3600	3.5
CDCE913PWG4	PW	TSSOP	14	90	530	10.2	3600	3.5
CDCEL913PW	PW	TSSOP	14	90	530	10.2	3600	3.5

PW0014A



**PACKAGE OUTLINE**  
**TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司