

CSD18504Q5A 40V N 通道 NexFET™ 功率金属氧化物半导体场效应晶体管 (MOSFET)

1 特性

- 超低 Q_g 和 Q_{gd}
- 低热阻
- 雪崩额定值
- 逻辑电平
- 无铅引脚镀层
- 符合 RoHS 标准
- 无卤素
- 小外形尺寸无引线 (SON) 5mm x 6mm 塑料封装


2 应用范围

- 直流 - 直流转换
- 次级侧同步整流
- 电池电机控制

3 说明

这款 5.3mΩ, SON 5 × 6mm, 40V NexFET™ 功率 MOSFET 被设计成在功率转换应用中最大限度地降低功率损耗。

俯视图



P0093-01

产品概要

$T_A = 25^\circ\text{C}$		典型值		单位
V_{DS}	漏源电压	40		V
Q_g	栅极电荷总量 (4.5V)	7.7		nC
Q_{gd}	栅极电荷 (栅极到漏极)	2.4		nC
$R_{DS(on)}$	漏源导通电阻	$V_{GS} = 4.5\text{V}$	7.5	mΩ
		$V_{GS} = 10\text{V}$	5.3	mΩ
$V_{GS(th)}$	阈值电压	1.9		V

订购信息⁽¹⁾

器件	数量	介质	封装	出货
CSD18504Q5A	2500	13 英寸卷带	SON 5mm × 6mm 塑料封装	卷带封装
CSD18504Q5AT	250	7 英寸卷带		

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。


最大绝对额定值

$T_A = 25^\circ\text{C}$		值	单位
V_{DS}	漏源电压	40	V
V_{GS}	栅源电压	±20	V
I_D	持续漏极电流 (受封装限制)	50	A
	持续漏极电流 (受芯片限制), $T_C = 25^\circ\text{C}$ 时测得	75	
	持续漏极电流 ⁽¹⁾	15	
I_{DM}	脉冲漏极电流 ⁽²⁾	275	A
P_D	功率耗散 ⁽¹⁾	3.1	W
	功率耗散, $T_C = 25^\circ\text{C}$	77	
T_J, T_{stg}	运行结温和储存温度范围	-55 至 150	°C
E_{AS}	雪崩能量, 单一脉冲 $I_D = 43\text{A}, L = 0.1\text{mH}, R_G = 25\Omega$	92	mJ


(1) $R_{\theta JA} = 40^\circ\text{C}/\text{W}$, 这是在一个厚度 0.06 英寸的环氧树脂 (FR4) 印刷电路板 (PCB) 上的 1 英寸², 2 盎司的铜焊盘上测得的典型值

(2) 最大 $R_{\theta JC} = 2.0^\circ\text{C}/\text{W}$, 脉冲持续时间 $\leq 100\mu\text{s}$, 占空比 $\leq 1\%$

$R_{DS(on)}$ 与 V_{GS} 间的关系



栅极电荷



目录

1	特性	1	6	器件和文档支持	8
2	应用范围	1	6.1	商标	8
3	说明	1	6.2	静电放电警告	8
4	修订历史记录	3	6.3	术语表	8
5	Specifications	4	7	机械封装和可订购信息	9
5.1	Electrical Characteristics	4	7.1	Q5A 封装尺寸	9
5.2	Thermal Information	4	7.2	建议印刷电路板 (PCB) 布局	10
5.3	Typical MOSFET Characteristics	5	7.3	建议模板开口	11
			7.4	Q5A 卷带信息	11

4 修订历史记录

Changes from Revision D (August 2014) to Revision E Page

•	脉冲电流增加至 275A	1
•	Updated the SOA in Figure 10	7

Changes from Revision C (May 2013) to Revision D Page

•	在订购信息表中添加了 7 英寸卷带	1
•	添加了外壳温度保持在 25°C 时的功耗参数	1
•	更新了脉冲电流条件	1
•	Updated Figure 1 to a normalized $R_{\theta JC}$ curve	5

Changes from Revision B (November 2012) to Revision C Page

•	更新了此图表以包含 E3、e1 和 e2 尺寸	9
•	添加了模板布局	11

Changes from Revision A (October 2012) to Revision B Page

•	更改了 $R_{DS(on)}$ 与 V_{GS} 的关系曲线图以及栅极充电曲线图	2
•	Changed $R_{\theta JA}$ Max value From: 51 To: 50°C/W	4
•	Changed the Typical MOSFET Characteristics section	5

Changes from Original (June 2012) to Revision A Page

•	Changed the Transconductance TYP value From: 63 S To: 71 S	4
•	Changed the Turn On and Turn Off Delay Time, Rise and Fall Time Test Conditions From: $I_{DS} = 17$ A, $R_G = 2$ Ω To: $I_{DS} = 17$ A, $R_G = 0$ Ω	4
•	Changed the Q_{rr} Reverse Recovery Charge TYP value From: 18 nC To: 39 nC	4

5 Specifications

5.1 Electrical Characteristics

 (T_A = 25°C unless otherwise stated)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
B _V DSS	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 250 μA	40			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = 32 V			1	μA
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	1.5	1.9	2.4	V
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 4.5 V, I _D = 17 A		7.5	9.8	mΩ
		V _{GS} = 10 V, I _D = 17 A		5.3	6.6	mΩ
g _{fs}	Transconductance	V _{DS} = 20 V, I _D = 17 A		71		S
DYNAMIC CHARACTERISTICS						
C _{iss}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 20 V, f = 1 MHz		1380	1656	pF
C _{oss}	Output Capacitance			310	372	pF
C _{rss}	Reverse Transfer Capacitance			8	9.6	pF
R _G	Series Gate Resistance			1.4	2.8	Ω
Q _g	Gate Charge Total (4.5 V)	V _{DS} = 20 V, I _D = 17 A		7.7	9.2	nC
Q _g	Gate Charge Total (10 V)			16	19	nC
Q _{gd}	Gate Charge Gate-to-Drain			2.4		nC
Q _{gs}	Gate Charge Gate-to-Source			3.2		nC
Q _{g(th)}	Gate Charge at V _{th}			2.2		nC
Q _{oss}	Output Charge		V _{DS} = 20 V, V _{GS} = 0 V		21	
t _{d(on)}	Turn On Delay Time	V _{DS} = 20 V, V _{GS} = 10 V, I _{DS} = 17 A, R _G = 0 Ω		3.2		ns
t _r	Rise Time			6.8		ns
t _{d(off)}	Turn Off Delay Time			12		ns
t _f	Fall Time			2		ns
DIODE CHARACTERISTICS						
V _{SD}	Diode Forward Voltage	I _{SD} = 17 A, V _{GS} = 0 V		0.8	1	V
Q _{rr}	Reverse Recovery Charge	V _{DS} = 20 V, I _F = 17 A, di/dt = 300 A/μs		39		nC
t _{rr}	Reverse Recovery Time			28		ns

5.2 Thermal Information

 (T_A = 25°C unless otherwise stated)


THERMAL METRIC		MIN	TYP	MAX	UNIT
R _{θJC}	Junction-to-Case Thermal Resistance ⁽¹⁾			2.0	°C/W
R _{θJA}	Junction-to-Ambient Thermal Resistance ⁽¹⁾⁽²⁾			50	

- (1) R_{θJC} is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inches × 1.5-inches (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R_{θJC} is specified by design, whereas R_{θJA} is determined by the user's board design.
- (2) Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.



M0137-01

Max $R_{\theta JA} = 50^{\circ}\text{C/W}$
when mounted on
1 inch² (6.45 cm²) of
2-oz. (0.071-mm thick)
Cu.



M0137-02

Max $R_{\theta JA} = 125^{\circ}\text{C/W}$
when mounted on a
minimum pad area of
2-oz. (0.071-mm thick)
Cu.

5.3 Typical MOSFET Characteristics

($T_A = 25^{\circ}\text{C}$ unless otherwise stated)




Figure 1. Transient Thermal Impedance

Typical MOSFET Characteristics (continued)

($T_A = 25^\circ\text{C}$ unless otherwise stated)




Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-to-Source Voltage

Typical MOSFET Characteristics (continued)

($T_A = 25^\circ\text{C}$ unless otherwise stated)




Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

6 器件和文档支持

6.1 商标

NexFET is a trademark of Texas Instruments.

6.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

6.3 术语表


[SLYZ022](#) — *TI* 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

7 机械封装和可订购信息


以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

7.1 Q5A 封装尺寸



DIM	毫米		
	最小值	标称值	最大值
A	0.90	1.00	1.10
b	0.33	0.41	0.51
c	0.20	0.25	0.34
D1	4.80	4.90	5.00
D2	3.61	3.81	4.02
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
E3	3.03	3.13	3.23
e	1.17	1.27	1.37
e1	0.27	0.37	0.47
e2	0.15	0.25	0.35
H	0.41	0.56	0.71
K	1.10	—	—
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
θ	0°	—	12°


7.2 建议印刷电路板 (PCB) 布局




DIM	毫米		英寸	
	最小值	最大值	最小值	最大值
F1	6.205	6.305	0.244	0.248
F2	4.46	4.56	0.176	0.18
F3	4.46	4.56	0.176	0.18
F4	0.65	0.7	0.026	0.028
F5	0.62	0.67	0.024	0.026
F6	0.63	0.68	0.025	0.027
F7	0.7	0.8	0.028	0.031
F8	0.65	0.7	0.026	0.028
F9	0.62	0.67	0.024	0.026
F10	4.9	5	0.193	0.197
F11	4.46	4.56	0.176	0.18

要获得与印刷电路板 (PCB) 设计相关的建议电路布局布线, 请参见《应用说明》[SLPA005](#) - 通过 PCB 布局布线技巧来减少振铃。

7.3 建议模板开口



7.4 Q5A 卷带信息





M0138-01

注:

1. 10 个链齿孔的累积容差为 ±0.2
2. 每 100mm 长度的翘曲不能超过 1mm，在 250mm 长度上不累积
3. 材料：黑色抗静电聚苯乙烯
4. 全部尺寸单位为 mm（除非另外注明）。
5. 高于孔眼底部 0.3mm 的平面上测量得到 A0 和 B0 值。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18504Q5A	ACTIVE	VSONP	DQJ	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD18504	
CSD18504Q5AT	ACTIVE	VSONP	DQJ	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD18504	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD18504Q5A	VSONP	DQJ	8	2500	330.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1
CSD18504Q5AT	VSONP	DQJ	8	250	180.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD18504Q5A	VSONP	DQJ	8	2500	340.0	340.0	38.0
CSD18504Q5AT	VSONP	DQJ	8	250	190.0	190.0	30.0

PACKAGE OUTLINE

DQJ0008A

VSONP - 1.1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Metalized features are supplier options and may not be on the package.
5. All dimensions do not include mold flash or protrusions.

EXAMPLE BOARD LAYOUT


DQJ0008A

VSONP - 1.1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SOLDER MASK DEFINED
SCALE: 15X



SOLDER MASK DETAILS

4218866/A 10/2020

NOTES: (continued)


- 6. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 7. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DQJ0008A

VSONP - 1.1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD:
70% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE: 15X

4218866/A 10/2020

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司