

# CSD18563Q5A 60V N 沟道 NexFET™ 功率 MOSFET

## 1 特性

- 超低  $Q_g$  和  $Q_{gd}$
- 采用软体二极管以降低振铃效应
- 低热阻
- 雪崩额定值
- 逻辑电平
- 无铅引脚镀层
- 符合 RoHS 标准
- 无卤素
- 小外形尺寸无引线 (SON) 5mm x 6mm 塑料封装


## 2 应用

- 适用于工业降压转换器的低侧 FET
- 次级侧同步整流器
- 电机控制

## 3 说明


这款采用 5mm x 6mm SON 封装的 5.7mΩ、60V NexFET™ 功率 MOSFET 用于与 CSD18537NQ5A 控制 FET 配对并充当完整工业降压转换器芯片组解决方案的同步 FET。

俯视图



P0093-01

### $R_{DS(on)}$ 与 $V_{GS}$ 对比



G001

产品概要

$T_A = 25^\circ\text{C}$		典型值		单位
$V_{DS}$	漏源电压	60		V
$Q_g$	栅极电荷总量 (10V)	15.0		nC
$Q_{gd}$	栅极电荷 (栅极到漏极)	2.9		nC
$R_{DS(on)}$	漏源导通电阻	$V_{GS} = 4.5\text{V}$	8.6	mΩ
		$V_{GS} = 10\text{V}$	5.7	mΩ
$V_{GS(th)}$	阈值电压	2.0		V

订购信息<sup>(1)</sup>

器件	介质	数量	封装	发货
CSD18563Q5A	13 英寸卷带	2500	SON 5mm x 6mm 塑料封装	卷带
CSD18563Q5AT	7 英寸卷带	250		

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。


绝对最大额定值

$T_A = 25^\circ\text{C}$		值	单位
$V_{DS}$	漏源电压	60	V
$V_{GS}$	栅源电压	$\pm 20$	V
$I_D$	持续漏极电流 (受封装限制)	100	A
	持续漏极电流 (受芯片限制), $T_C = 25^\circ\text{C}$ 时测得	93	
	持续漏极电流 <sup>(1)</sup>	15	
$I_{DM}$	脉冲漏极电流 <sup>(2)</sup>	251	A
$P_D$	功率耗散 <sup>(1)</sup>	3.2	W
	功耗, $T_C = 25^\circ\text{C}$	116	
$T_J, T_{stg}$	工作结温, 储存温度	-55 至 150	$^\circ\text{C}$
$E_{AS}$	雪崩能量, 单脉冲 $I_D = 54\text{A}, L = 0.1\text{mH}, R_G = 25\Omega$	146	mJ

(1)  $R_{\theta JA} = 40^\circ\text{C}/\text{W}$ , 这是在厚度为 0.06 英寸的环氧板 (FR4) 印刷电路板 (PCB) 上的 1 英寸<sup>2</sup> 2 盎司的铜过渡垫片上测得的典型值。

(2) 最大  $R_{\theta JC} = 1.3^\circ\text{C}/\text{W}$ , 脉冲持续时间  $\leq 100\mu\text{s}$ , 占空比  $\leq 1\%$ 。

栅极电荷



G001



## 目录

1	特性 .....	1	6.1	社区资源 .....	7
2	应用 .....	1	6.2	商标 .....	7
3	说明 .....	1	6.3	静电放电警告 .....	7
4	修订历史记录 .....	2	6.4	Glossary .....	7
5	<b>Specifications</b> .....	3	7	<b>机械、封装和可订购信息</b> .....	8
	5.1 Electrical Characteristics .....	3	7.1	Q5A 封装尺寸 .....	8
	5.2 Thermal Information .....	3	7.2	建议印刷电路板 (PCB) 布局 .....	9
	5.3 Typical MOSFET Characteristics .....	4	7.3	建议模板开口 .....	10
6	器件和文档支持 .....	7	7.4	Q5A 卷带信息 .....	10

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

### Changes from Revision B (January 2015) to Revision C

Page

•	在 <a href="#">特性</a> 下添加了“采用软体二极管以降低振铃效应” .....	1
•	在 <a href="#">应用</a> 中添加了“适用于工业降压转换器的低侧 FET” .....	1
•	更新了部件 说明的措辞 .....	1
•	已添加 添加了 <a href="#">社区资源</a> 部分 .....	7

### Changes from Revision A (January 2014) to Revision B

Page

•	已将受芯片限制的持续漏极电流增加至 93A .....	1
•	已将脉冲漏极电流增加至 251 .....	1
•	已添加 外壳温度保持在 25°C 时的最大功耗一行 .....	1
•	已更新脉冲电流条件 .....	1
•	Changed <a href="#">Figure 1</a> to normalized $R_{\theta JC}$ curve .....	4
•	Updated SOA in <a href="#">Figure 10</a> .....	6

### Changes from Original (July 2013) to Revision A

Page

•	在“说明”中添加了更多信息 .....	1
•	添加了小卷带订单号 .....	1
•	已从绝对最大额定值表内的持续漏极电流（受封装限制）中删除 $T_C = 25^\circ\text{C}$ 条件 .....	1
•	Changed Typ $R_{\theta JA} = 99^\circ\text{C/W}$ to: $R_{\theta JA} = 100^\circ\text{C/W}$ in <a href="#">Figure 1</a> .....	4
•	添加了 <a href="#">建议模版开孔</a> 部分 .....	10

## 5 Specifications

### 5.1 Electrical Characteristics

( $T_A = 25^\circ\text{C}$  unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>STATIC CHARACTERISTICS</b>						
$V_{DSS}$	Drain-to-source voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	60			V
$I_{DSS}$	Drain-to-source leakage current	$V_{GS} = 0\text{ V}, V_{DS} = 48\text{ V}$			1	$\mu\text{A}$
$I_{GSS}$	Gate-to-source leakage current	$V_{DS} = 0\text{ V}, V_{GS} = 20\text{ V}$			100	nA
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	1.7	2.0	2.4	V
$R_{DS(on)}$	Drain-to-source on resistance	$V_{GS} = 4.5\text{ V}, I_D = 18\text{ A}$		8.6	10.8	m $\Omega$
		$V_{GS} = 10\text{ V}, I_D = 18\text{ A}$		5.7	6.8	m $\Omega$
$g_{fs}$	Transconductance	$V_{DS} = 30\text{ V}, I_D = 18\text{ A}$		60		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}, V_{DS} = 30\text{ V}, f = 1\text{ MHz}$		1150	1500	pF
$C_{oss}$	Output capacitance			280	364	pF
$C_{rss}$	Reverse transfer capacitance			3.9	5.1	pF
$R_G$	Series gate resistance			1.5	3.0	$\Omega$
$Q_g$	Gate charge total (4.5 V)	$V_{DS} = 30\text{ V}, I_D = 18\text{ A}$		7.3	9.5	nC
$Q_g$	Gate charge total (10 V)			15	20	
$Q_{gd}$	Gate charge gate-to-drain			2.9		nC
$Q_{gs}$	Gate charge gate-to-source			3.3		nC
$Q_{g(th)}$	Gate charge at $V_{th}$			2.3		nC
$Q_{oss}$	Output charge		$V_{DS} = 30\text{ V}, V_{GS} = 0\text{ V}$		36	
$t_{d(on)}$	Turn on delay time	$V_{DS} = 30\text{ V}, V_{GS} = 10\text{ V}, I_{DS} = 18\text{ A}, R_G = 0\ \Omega$		3.2		ns
$t_r$	Rise time			6.3		ns
$t_{d(off)}$	Turn off delay time			11.4		ns
$t_f$	Fall time			1.7		ns
<b>DIODE CHARACTERISTICS</b>						
$V_{SD}$	Diode forward voltage	$I_{SD} = 18\text{ A}, V_{GS} = 0\text{ V}$		0.8	1	V
$Q_{rr}$	Reverse recovery charge	$V_{DS} = 30\text{ V}, I_F = 18\text{ A}, di/dt = 300\text{ A}/\mu\text{s}$		63		nC
$t_{rr}$	Reverse recovery time			49		ns

### 5.2 Thermal Information

( $T_A = 25^\circ\text{C}$  unless otherwise stated)


THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance <sup>(1)</sup>			1.3	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)(2)</sup>			50	

- (1)  $R_{\theta JC}$  is determined with the device mounted on a 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu pad on a 1.5 inch × 1.5 inch (3.81 cm × 3.81 cm), 0.06 inch (1.52 mm) thick FR4 PCB.  $R_{\theta JC}$  is specified by design, whereas  $R_{\theta JA}$  is determined by the user's board design.
- (2) Device mounted on FR4 material with 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu.

CSD18563Q5A


ZHCSBC1C – JULY 2013 – REVISED JANUARY 2016

www.ti.com.cn



M0137-01

Max  $R_{\theta JA} = 50^{\circ}\text{C/W}$   
when mounted on  
1 inch<sup>2</sup> (6.45 cm<sup>2</sup>) of  
2 oz. (0.071 mm thick)  
Cu.



M0137-02

Max  $R_{\theta JA} = 125^{\circ}\text{C/W}$   
when mounted on a  
minimum pad area of  
2 oz. (0.071 mm thick)  
Cu.

5.3 Typical MOSFET Characteristics

( $T_A = 25^{\circ}\text{C}$  unless otherwise stated)




Figure 1. Transient Thermal Impedance

Typical MOSFET Characteristics (continued)

( $T_A = 25^\circ\text{C}$  unless otherwise stated)




Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-To-Source Voltage

Typical MOSFET Characteristics (continued)

(T<sub>A</sub> = 25°C unless otherwise stated)




Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

## 6 器件和文档支持

### 6.1 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

**TI E2E™ 在线社区** *TI 的工程师对工程师 (E2E) 社区*。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** *TI 参考设计支持* 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 6.2 商标

NexFET, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 6.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 6.4 Glossary


**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 7 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。


### 7.1 Q5A 封装尺寸



DIM	毫米		
	最小值	标称值	最大值
A	0.90	1.00	1.10
b	0.33	0.41	0.51
c	0.20	0.25	0.34
D1	4.80	4.90	5.00
D2	3.61	3.81	4.02
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
E3	3.03	3.13	3.23
e	1.17	1.27	1.37
e1	0.27	0.37	0.47
e2	0.15	0.25	0.35
H	0.41	0.56	0.71
K	1.10		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
$\theta$	0°		12°



## 7.2 建议印刷电路板 (PCB) 布局



DIM	毫米		英寸	
	最小值	最大值	最小值	最大值
F1	6.205	6.305	0.244	0.248
F2	4.46	4.56	0.176	0.18
F3	4.46	4.56	0.176	0.18
F4	0.65	0.7	0.026	0.028
F5	0.62	0.67	0.024	0.026
F6	0.63	0.68	0.025	0.027
F7	0.7	0.8	0.028	0.031
F8	0.65	0.7	0.026	0.028
F9	0.62	0.67	0.024	0.026
F10	4.9	5	0.193	0.197
F11	4.46	4.56	0.176	0.18

要获得与印刷电路板 (PCB) 设计相关的建议电路布局布线, 请参见《应用说明》[SLPA005](#) - 通过 PCB 布局布线技巧来减少振铃。



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18563Q5A	ACTIVE	VSONP	DQJ	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD18563	<a href="#">Samples</a>
CSD18563Q5AT	ACTIVE	VSONP	DQJ	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	CSD18563	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司