

DCR01 系列 1W、1000V_{RMS} 隔离式稳压直流/直流转换器模块

1 特性

- 1kV 隔离 (运行) : 1 秒测试
- 在隔离层中施加连续电压 : 60VDC、42.5VAC
- UL1950 认证组件
- 10 引脚 PDIP 和 12 引脚 SOP 封装
- 输入电压 : 5V、12V 或 24V
- 输出电压 : 3.3V 或 5V
- 器件间同步
- 400kHz 开关频率
- 短路保护
- 过热保护
- 高效率
- 55°C 时 125FIT

2 应用

- 使用点功率转换
- 数字接口功率
- 消除接地环路
- 电源降噪

3 说明

DCR01 系列是高效的输入隔离式、输出稳压直流/直流转换器系列。除了电隔离式 1W 标称输出功率能力，这一系列的直流/直流转换器还提供超低的输出噪声、热保护和高精度等特性。

DCR01 系列器件集此类特性和较小的尺寸于一体，适用于各种应用，并且对需要信号路径隔离的应用来说，它是一个易于使用的解决方案。


CAUTION

该产品具有运行隔离功能，仅可用于信号隔离。不可用于需要增强型隔离的安全隔离电路。请参阅特性说明中的定义。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
DCR01	PDIP (10)	22.86mm × 6.61mm
	SOP (12)	17.90mm × 7.50mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



DCR01 方框图



Table of Contents

1 特性	1	8.4 Device Functional Modes.....	15
2 应用	1	9 Application and Implementation	16
3 说明	1	9.1 Application Information.....	16
4 Revision History	2	9.2 Typical Application.....	18
5 Device Comparison Table	3	10 Power Supply Recommendations	19
6 Pin Configuration and Functions	4	11 Layout	20
7 Specifications	5	11.1 Layout Guidelines.....	20
7.1 Absolute Maximum Ratings.....	5	11.2 Layout Examples.....	20
7.2 ESD Ratings.....	5	12 Device and Documentation Support	22
7.3 Recommended Operating Conditions.....	5	12.1 接收文档更新通知.....	22
7.4 Thermal Information.....	5	12.2 支持资源.....	22
7.5 Electrical Characteristics.....	6	12.3 Trademarks.....	22
7.6 Typical Characteristics.....	7	12.4 Electrostatic Discharge Caution.....	22
8 Detailed Description	12	12.5 术语表.....	22
8.1 Overview.....	12	13 Mechanical, Packaging, and Orderable Information	22
8.2 Functional Block Diagram.....	12		
8.3 Feature Description.....	12		

4 Revision History

Changes from Revision D (June 2016) to Revision E (July 2022)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式。.....	1
• 向节 2 添加了链接.....	1
• Added Efficiency and Load Regulation plots for DCR011203P to 节 7.6	7

Changes from Revision C (May 2003) to Revision D (January 2016)	Page
• 添加了器件信息表、器件比较表、ESD 等级表、热性能信息表、特性说明部分、器件功能模式、应用和实 施部分、电源相关建议部分、布局部分、器件和文档支持部分、以及机械、封装和可订购信息部分.....	1
• 删除了封装/订购信息表，请参阅数据表末尾的 POA.....	1
• Added additional graphs to 节 7.6	7
• Added <i>Isolation</i> section to the <i>Feature Description</i> section	12
• Added a typical application design to the <i>Application Information</i> section	16

5 Device Comparison Table

at $T_A = 25^\circ\text{C}$, $+V_S = \text{nominal}$, $I_O = 10\text{ mA}$, $C_{IN} = 2.2\text{-}\mu\text{F}$ ceramic, $C_{FILTER} = 1\text{-}\mu\text{F}$ ceramic, $C_{OUT} = 0.1\text{-}\mu\text{F}$ ceramic (unless otherwise noted)

Device Number ⁽³⁾	Input Voltage V_S (V)	Output Voltage V_O (V)	Output Current (mA)	Ripple ⁽¹⁾ (mVp-p)	Noise ⁽²⁾ (mVp-p)	Supply Current (mA)		
						$I_O = 0\text{ mA}$	$I_O = 10\text{ mA}$	$I_O = 100\%$ LOAD
	Typical	Typical	Maximum	Typical	Typical	Typical	Typical	
DCR010503P	5	3.3	300	5	35	18	28	335
DCR010503U				8	23	24	33	339
DCR010505P		5	200	6	20	25	40	306
DCR010505U				9	20	25	40	306
DCR011203P	12	3.3	390	10	54	13	17	173
DCR011203U			300	8	22	13	17	136
DCR011205P		5	200	6	45	13	18	125
DCR011205U				6	21	14	19	123
DCR012403P	24	3.3	390	10	22	17	18	97
DCR012403U			300	8	22	15	17	75
DCR012405P		5	200	10	22	15	18	69
DCR012405U				13	32	15	18	67

(1) 20-MHz bandwidth, 50% load

(2) 100-MHz bandwidth, 50% load

(3) The last character in the part number denotes the package type (P = PDIP, U = SOP).

6 Pin Configuration and Functions




图 6-1. 10-Pin PDIP NVE Package (Top View)




图 6-2. 12-Pin SOP DVB Package (Top View)

表 6-1. Pin Functions

Name	Pin		I/O	Description
	PDIP	SOP		
ENABLE	11	16	I	Output voltage enable
ERROR	12	17	O	Error flag active low
DNC	10	15	—	Do not connect.
NC	2	3	—	No connection
SYNC	18	28	I	Synchronization input
-V _{OUT}	8	13	O	Output ground
+V _{OUT}	9	14	O	Voltage output
V _{REC}	7	12	O	Rectified output
-V _S	17	26, 27	I	Input ground
+V _S	1	1, 2	I	Voltage input

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

		MIN	MAX	UNIT
Input voltage	5-V input devices		7	V
	12-V input devices		15	
	24-V input devices		29	
Lead temperature	PDIP package	Surface temperature of device body or pins (maximum 10 s)		270 °C
Reflow solder temperature	SOP package	Surface temperature of device body or pins		260 °C
Storage temperature, T _{stg}		- 60	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) See the package option addendum at the end of the datasheet for additional package information.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Input voltage	5-V input devices	4.5	5	5.5	V
	12-V input devices	10.8	12	13.2	
	24-V input devices	21.6	24	26.4	
Operating temperature		- 40		85	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DCR01		UNIT
		NVE (PDIP)	DVB (SOP)	
		10 PINS	12 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	60	60	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	26	26	°C/W
R _{θJB}	Junction-to-board thermal resistance	24	24	°C/W
ψ _{JT}	Junction-to-top characterization parameter	7	7	°C/W
ψ _{JB}	Junction-to-board characterization parameter	24	24	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $+V_S = \text{nominal}$, $I_O = 10\text{ mA}$, $C_{IN} = 2.2\text{-}\mu\text{F}$ ceramic, $C_{FILTER} = 1\text{-}\mu\text{F}$ ceramic, $C_{OUT} = 0.1\text{-}\mu\text{F}$ ceramic (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT					
Nominal output voltage ($+V_{OUT}$)	DCR01xx03		3.3		V
	DCR01xx05		5		
Setpoint accuracy			0.5%	2%	
Output short-circuit protected	Duration		Infinite		
Line regulation			1		mV/V
Over line and load	$I_O = 10\text{ mA}$ to full load, over $+V_S$ range		1%	2.5%	
Temperature variation	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		1%		
INPUT					
Nominal input voltage ($+V_S$)	DCR0105xx		5		V
	DCR0112xx		12		
	DCR0124xx		24		
Voltage range		- 10%		10%	
Reflected ripple current	20-MHz bandwidth, $I_O = 100\%$ Load		8		mAp-p
ISOLATION					
Isolation	1-s flash test	Voltage	1		kVrms
		dV/dt		500	V/s
		Leakage current		30	nA
	Continuous working voltage across isolation barrier	DC		60	VDC
		AC		42.5	VAC
Barrier capacitance			25		pF
OUTPUT ENABLE CONTROL					
Logic high input voltage		2		V_{REC}	V
Logic high input current	$2 < V_{ENABLE} < V_{REC}$		100		nA
Logic low input voltage		- 0.2		0.5	V
Logic low input current	$0 < V_{ENABLE} < 0.5$		100		nA
Rectified output, V_{REC}	All 3.3-V outputs		3.3		V
	All 5-V outputs		5		
ERROR FLAG					
Logic high open-collector leakage	$V_{ERROR} = 5\text{ V}$			10	μA
Logic low output voltage	Sinking 2 mA			0.4	V
THERMAL SHUTDOWN					
Junction temperature	Temperature activated		150		$^\circ\text{C}$
	Temperature deactivated		130		
SYNCHRONIZATION PIN					
Max external capacitance on SYNC pin				3	pF
Internal oscillator frequency		720	800	880	kHz
External synchronization frequency		720		880	kHz
External synchronization signal high		2.5		3	V
External synchronization signal low		0		0.4	V
TEMPERATURE RANGE					
Operating		- 40		85	$^\circ\text{C}$

7.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $+V_S = \text{nominal}$, $I_O = 10 \text{ mA}$, $C_{IN} = 2.2 \mu\text{F}$, $C_{FILTER} = 1 \mu\text{F}$, $C_{OUT} = 0.1 \mu\text{F}$ (unless otherwise noted)




图 7-1. Efficiency vs Load




图 7-2. Efficiency vs Load




图 7-3. Efficiency vs Load




图 7-4. Efficiency vs Load




图 7-5. Efficiency vs Load












图 7-6. Efficiency vs Load






All 5-V Input Devices 100-MHz Bandwidth

图 7-13. Output Voltage Noise




DCR011203P 100-MHz Bandwidth

图 7-14. Output Voltage Noise




DCR011205P 100-MHz Bandwidth

图 7-15. Output Voltage Noise




20-MHz Bandwidth

图 7-16. Input Current Reflected Ripple




500ns/div
100-MHz Bandwidth

图 7-17. Input Current Reflected Ripple




200ns/div
20-MHz Bandwidth

图 7-18. DCR010505P Output Voltage Ripple at 100% Load




200ns/div
100-MHz Bandwidth

图 7-19. DCR010505P Output Voltage Noise at 100% Load



200ns/div
20-MHz Bandwidth

图 7-20. DCR010503P Output Voltage Ripple at 100% Load



200ns/div
100-MHz Bandwidth

图 7-21. DCR010503P Output Voltage Noise at 100% Load




图 7-22. DCR010503P Load Transient Response




图 7-23. DCR010503P Load Transient Response




图 7-24. DCR010505P Load Transient Response





图 7-25. DCR010505P Load Transient Response

8 Detailed Description

8.1 Overview

The DCR01 series of power modules offer isolation from a regulated power supply operating from a choice of input voltages. The DCR01s provide a regulated 3.3-V or 5-V output voltage at a nominal output power of 1 W or above. The DCR01 devices include a low dropout linear regulator internal to the device to achieve a well-regulated output voltage. The DCR01 devices are specified for operational isolation only. The circuit design uses an advanced BiCMOS and DMOS process.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Isolation

Underwriters Laboratories, UL™ defines several classes of isolation that are used in modern power supplies.

Safety extra low voltage (SELV) is defined by UL (UL1950 E199929) as a secondary circuit, which is so designated and protected so that under normal and single fault conditions, the voltage between any two accessible parts or between an accessible part and the equipment earthing terminal for operational isolation does not exceed steady state $42.5\text{-}V_{\text{RMS}}$ or $60\text{-}V_{\text{DC}}$ peak for more than one second.

8.3.1.1 Operation or Functional Isolation

The type of isolation used in the DCR01 products is referred to as operational or functional isolation. Insulated wire used in the construction of the transformer acts as the primary isolation barrier. A high-potential (hipot), one-second duration test (dielectric voltage, withstand test) is a production test used to verify that the isolation barrier is functioning. Products with operational isolation must never be used as an element in a safety-isolation system.

8.3.1.2 Basic or Enhanced Isolation

Basic or enhanced isolation is defined by specified creepage and clearance limits between the primary and secondary circuits of the power supply. Basic isolation is the use of an isolation barrier in addition to the insulated wire in the construction of the transformer. Input and output circuits must also be physically separated by specified distances.

备注

The DCR01 products *do not* provide basic or enhanced isolation.

8.3.1.3 Working Voltage

For a device with operational isolation, the continuous working voltage that can be applied across the device in normal operation must be less than $42.5 V_{RMS}$ or $60 V_{DC}$.

WARNING

Do not use the device as an element of a safety isolation system that exceeds the SELV limit.

If the device is expected to function correctly with more than $42.5 V_{RMS}$ or $60 V_{DC}$ applied continuously across the isolation barrier, then the circuitry on both sides of the barrier must be regarded as operating at an unsafe voltage, and further isolation or insulation systems must form a barrier between these circuits and any user-accessible circuitry according to safety standard requirements.

8.3.1.4 Isolation Voltage Rating

The terms *Hipot test*, *flash-tested*, *withstand voltage*, *proof voltage*, *dielectric withstand voltage*, and *isolation test voltage* are all terms that relate to the same thing; a test voltage applied for a specified time across a component designed to provide electrical isolation to verify the integrity of that isolation. TI's DCR01 series of DC/DC converters are all 100% production tested at $1.0 kV_{AC}$ for one second.

8.3.1.5 Repeated High-Voltage Isolation Testing

Repeated high-voltage isolation testing of a barrier component can degrade the isolation capability, depending on materials, construction, and environment. The DCR01 series of DC/DC converters have toroidal, enameled, wire isolation transformers with no additional insulation between the primary and secondary windings. While a device can be expected to withstand several times the stated test voltage, the isolation capability depends on the wire insulation. Any material, including this enamel (typically polyurethane), is susceptible to eventual chemical degradation when subject to very-high applied voltages. Therefore, strictly limit the number of high-voltage tests and repeated high-voltage isolation testing. However, if it is absolutely required, reduce the voltage by 20% from specified test voltage with a duration limit of one second per test.

8.3.2 Power Stage

The DCR01 series of devices use a push-pull, center-tapped topology. The DCR01 devices switch at 400 kHz (divide-by-2 from an 800-kHz oscillator).

8.3.3 Rectification

The output of the transformer is full wave rectified and filtered by the external $1-\mu F$ ceramic capacitor connected to V_{REC} .

8.3.4 Regulator

The internal low dropout linear regulator provides a well-regulated output voltage throughout the operating range of the device.

8.3.5 Oscillator and Watchdog

The onboard, 800-kHz oscillator generates the switching frequency through a divide-by-2 circuit. The oscillator can be synchronized to other DCR01 device circuits or an external source, and is used to minimize system noise.

A watchdog circuit monitors the operation of the oscillator circuit. The oscillator can be disabled by pulling the SYNC pin low. When the SYNC pin goes low, the output pins transition into tri-state mode, which occurs within $2 \mu s$.

8.3.6 ERROR Flag

The DCR01 has an \overline{ERROR} pin, which provides a *power good* flag, as long as the internal regulator is in regulation. If the \overline{ERROR} output is required, place a $10-k\Omega$ resistor between the \overline{ERROR} pin and the output voltage.

8.3.7 Synchronization

When more than one DC/DC converter is switching in an application, beat frequencies and other electrical interference can be generated. This interference occurs because of the small variations in switching frequencies between the DC/DC converters.

The DCR01 series of devices overcome this interference by allowing devices to be synchronized to one another. Synchronize up to eight devices by connecting the SYNC pins of each device, taking care to minimize the capacitance of tracking. Stray capacitance (greater than 3 pF) reduces the switching frequency, or can sometimes stop the oscillator circuit. The maximum recommended voltage applied to the SYNC pin is 3 V.

For an application that uses more than eight synchronized devices, use an external device to drive the SYNC pins. The [External Synchronization of the DCP01/02 Series of DC/DC Converters](#) application report describes this configuration.

备注

During the start-up period, all synchronized devices draw maximum current from the input simultaneously. If the input voltage falls below approximately 4 V, the devices may not start up. A ceramic capacitor must be connected close to the input pin of each device. Use a 2.2- μ F capacitor for 5-V input devices, and a 0.47- μ F capacitor for the 12-V and 24-V devices.

8.3.8 Construction

The basic construction of the DCR01 series of devices is the same as standard integrated circuits. The molded package contains no substrate. The DCR01 series of devices are constructed using an IC, low dropout linear regulator, rectifier diodes, and a wound magnetic toroid on a leadframe. Because the package contains no solder, the devices do not require any special printed-circuit board (PCB) assembly processing. This architecture results in an isolated DC/DC converter with inherently high reliability.

8.3.9 Thermal Considerations

Due to the high power density of this device, it is advisable to provide ground planes on the input and output rails. The output regulator is mounted on a copper leadframe, and a ground plane serves as an efficient heatsink.

8.3.10 Decoupling - Ripple Reduction

Due to the very low forward resistance of the DMOS switching transistors, high current demands are placed upon the input supply for a short time. By using a good-quality low Equivalent Series Resistance (ESR) capacitor of 2.2 μ F (minimum) for the 5-V input devices and a 0.47- μ F capacitor for the 12-V and 24-V devices, placed close to the IC supply input pins, the effects on the power supply can be minimized.

The high switching frequency of 400 kHz allows relatively small values of capacitors to be used for filtering the rectified output voltage. A good-quality, low-ESR, 1- μ F ceramic capacitor placed close to the VREC pin and output ground is required and reduces the ripple. The output at VREC is full wave rectified and produces a ripple of 800 kHz.

TI recommends that a 0.1- μ F, low-ESR, ceramic capacitor is connected close to the output pin and ground to reduce noise on the output. The capacitor values listed are minimum values. If lower ripple is required, the filter capacitor must be increased in value to 2.2 μ F.

As with all switching power supplies, the best performance is obtained with low-ESR, ceramic capacitors connected close to the device pins. If low-ESR, ceramic capacitors are not used, the ESR generates a voltage drop when the capacitor is supplying the load power. Often a larger capacitor is chosen for this purpose, when a low-ESR, smaller capacitor performs as well.

备注

TI does not recommend that the DCR01 be fitted using an IC socket, as this degrades performance.

8.4 Device Functional Modes

8.4.1 Device Disable and Enable

Each of the DCR01 series devices can be disabled or enabled by driving the SYNC pin using an open-drain CMOS gate. If the SYNC pin is pulled low, the DCR01 becomes disabled. The disable time depends upon the external loading. The internal disable function is implemented in 2 μ s. Removal of the pulldown causes the DCR01 to be enabled.

Capacitive loading on the SYNC pin must be minimized (≤ 3 pF) to prevent a reduction in the oscillator frequency. The [External Synchronization of the DCP01/02 Series of DC/DC Converters](#) application report describes disable and enable control circuitry. This document contains information on how to null the effects of additional capacitance on the SYNC pin. The frequency of the oscillator can be measured at V_{REC} , since this is the fundamental frequency of the ripple component.

8.4.2 Regulated Output Disable and Enable

The regulated output of the DCR01 can be disabled by pulling the ENABLE pin LOW. Disabling the output voltage this way still produces a voltage on the V_{REC} pin. When using the ENABLE control, TI recommends placing a 10-k Ω resistor between the V_{REC} and ENABLE pins. The ENABLE pin only controls the internal linear regulator.

If disabling the regulated output is not required, pull the ENABLE pin HIGH by shorting it directly to the V_{REC} pin, which enables the regulated output voltage, thus allowing the output to be controlled from the isolated side.

9 Application and Implementation

备注


以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

9.1.1 DCR01 Single Voltage Output

The DCR01 can be used to provide a single voltage output by connecting it as shown in [图 9-1](#). The $\overline{\text{ERROR}}$ output signal is pulled up to the value of V_{OUT} . The value of R_{ERR} depends on the loading on the $\overline{\text{ERROR}}$ line, however, the total load on the $\overline{\text{ERROR}}$ line must not exceed the value given in the [Electrical Characteristics](#).

The output can be permanently enabled by connecting the ENABLE pin to the V_{REC} pin. The DCR01 can be enabled remotely by connecting the ENABLE pin to V_{REC} through a pullup resistor (R_{EN}); the value of this resistor is not critical for the DCR01 as only a small current flows. The switch SW1 can be used to pull the ENABLE pin LOW, thus disabling the output. The switching devices can be a bipolar transistor, FET, or a mechanical device; the main load that it sees is R_{EN} .




- A. $C_{\text{IN}} = 2.2 \mu\text{F}$ for 5-V input devices and $0.47 \mu\text{F}$ for 12-V and 24-V input devices. Low-ESR, ceramic capacitors are required.

图 9-1. DCR01 Single Output Voltage

9.1.2 Generating Two Positive Output Voltages

Two DCR01s can be used to create output voltages of +3.3 V and +5 V, as shown in [Figure 9-2](#). The two DCR01s are connected in self-synchronization, thus locking the oscillators of both devices to a single frequency. The $\overline{\text{ERROR}}$ and ENABLE facilities can be used in a similar configuration for a single DCR01. The filter capacitors connected to the V_{REG} pins (C_{FILTER}) must be kept separate from each other and connected in close proximity to their respective DCR01.




A. $C_{\text{IN}} = 2.2 \mu\text{F}$ for 5-V input devices and $0.47 \mu\text{F}$ for 12-V and 24-V input devices. Low-ESR, ceramic capacitors are required.

Figure 9-2. Two Positive Voltages from Self-Synchronized DCR01s

9.1.3 Generation of Dual Polarity Voltages from Two Self-Synchronized DCR01s

Two DCR01s can be configured to produce a dual polarity supply (that is, $\pm 5\text{ V}$); the circuit must be connected as shown in [Figure 9-3](#).

Observe that both devices are producing a positive regulated output; therefore the $\overline{\text{ERROR}}$, ENABLE, and V_{REG} are all relative to the $-V_{\text{OUT}}$ pin of that particular device and must not be directly connected together, or in the case of the negative output device, connected to the common 0-V output.



A. $C_{\text{IN}} = 2.2 \mu\text{F}$ for 5-V input devices and $0.47 \mu\text{F}$ for 12-V and 24-V input devices. Low-ESR, ceramic capacitors are required.

Figure 9-3. Dual Polarity Voltage Generation

9.2 Typical Application




图 9-4. DCR01 Typical Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in 表 9-1 and follow the design procedure.

表 9-1. Design Example Parameters

Design Parameter	Value
Input voltage, V_{IN}	5 V typical
Output voltage, V_{OUT}	5 V regulated
Output current rating	200 mA
Isolation	1000-V operational

9.2.2 Detailed Design Procedure

9.2.2.1 Input Capacitor

For this design, a 2.2- μ F ceramic capacitor is required for the input decoupling capacitor.

9.2.2.2 Output Capacitor

For this design, a 0.1- μ F ceramic capacitor is required for between + V_{OUT} and - V_{OUT} .



9.2.2.3 Filter Capacitor

A high-quality, low-ESR, 1- μ F ceramic capacitor placed close to the VREC pin and output ground is required to reduce output voltage ripple.

9.2.2.4 \overline{ERROR} Flag

Place a 10-k Ω resistor between the \overline{ERROR} pin and the output voltage to provide a *power good* signal when the internal regulator is in regulation.

9.2.3 Application Curves



10 Power Supply Recommendations

The DCR01 is a switching power supply, and as such, can place high peak current demands on the input supply. To avoid the supply falling momentarily during the fast switching pulses, ground and power planes must be used to connect the power to the input of DCR01. If this connection is not possible, then the supplies must be connected in a star formation with the traces made as wide as possible.

11 Layout

11.1 Layout Guidelines

Carefully consider the layout of the PCB for the best results to be obtained.

Input and output power and ground planes provide a low-impedance path for the input and output power. For the output, the positive and negative voltage outputs conduct through wide traces to minimize losses.

A good-quality, low-ESR, ceramic capacitor placed as close as practical across the input reduces reflected ripple and ensure a smooth start-up.

A good-quality, low-ESR, ceramic capacitor placed as close as practical across the rectifier output terminal and output ground to provide the best ripple and noise performance.

The location of the decoupling capacitors in close proximity to their respective pins ensures low losses due to the effects of stray inductance, thus improving the ripple performance. This location is of particular importance to the input decoupling capacitor, because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits.

If the SYNC pin is being used, the tracking between device SYNC pins must be short to avoid stray capacitance. Never connect a capacitor to the SYNC pin. If the SYNC pin is not being used it is advisable to place a guard ring (connected to input ground) around this pin to avoid any noise pick-up. Ensure that no other trace is in close proximity to this trace SYNC trace to decrease the stray capacitance on this pin. The stray capacitance affects the performance of the oscillator.

图 11-1 shows a schematic for a single DCR01, SOP package device. 图 11-2 and 图 11-3 show a typical layout for the SOP package DCR01 device. The layout shows proper placement of capacitors and power planes.

11.2 Layout Examples




图 11-1. DCR01 PCB Schematic, U Package




图 11-2. PCB Layout Example, Component-Side View




图 11-3. PCB Layout Example, Non-Component-Side View

12 Device and Documentation Support

12.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.2 支持资源

TI E2E™ 支持论坛 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

12.3 Trademarks

Underwriters Laboratories, UL™ is a trademark of UL LLC.

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DCR010503P	ACTIVE	PDIP	NVE	10	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCR010503P	Samples
DCR010503U	ACTIVE	SOP	DVB	12	28	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010503U	Samples
DCR010503U/1K	ACTIVE	SOP	DVB	12	1000	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010503U	Samples
DCR010503UE4	ACTIVE	SOP	DVB	12	28	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010503U	Samples
DCR010505P	ACTIVE	PDIP	NVE	10	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCR010505P	Samples
DCR010505U	ACTIVE	SOP	DVB	12	28	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010505U	Samples
DCR010505U/1K	ACTIVE	SOP	DVB	12	1000	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010505U	Samples
DCR010505U/1KE4	ACTIVE	SOP	DVB	12	1000	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010505U	Samples
DCR010505UE4	ACTIVE	SOP	DVB	12	28	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR010505U	Samples
DCR011203P	ACTIVE	PDIP	NVE	10	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCR011203P	Samples
DCR011203U	ACTIVE	SOP	DVB	12	28	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011203U	Samples
DCR011203U/1K	ACTIVE	SOP	DVB	12	1000	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011203U	Samples
DCR011203UE4	ACTIVE	SOP	DVB	12	28	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011203U	Samples
DCR011205P	ACTIVE	PDIP	NVE	10	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCR011205P	Samples
DCR011205U	ACTIVE	SOP	DVB	12	28	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011205U	Samples
DCR011205U/1K	ACTIVE	SOP	DVB	12	1000	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011205U	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DCR011205UE4	ACTIVE	SOP	DVB	12	28	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR011205U	Samples
DCR012403P	ACTIVE	PDIP	NVE	10	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCR012403P	Samples
DCR012403U	ACTIVE	SOP	DVB	12	28	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR012403U	Samples
DCR012405P	ACTIVE	PDIP	NVE	10	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	DCR012405P	Samples
DCR012405U	ACTIVE	SOP	DVB	12	28	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR012405U	Samples
DCR012405U/1K	ACTIVE	SOP	DVB	12	1000	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR012405U	Samples
DCR012405UE4	ACTIVE	SOP	DVB	12	28	RoHS & Non-Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DCR012405U	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
DCR010503P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR010503U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR010503UE4	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR010505P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR010505U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR010505UE4	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR011203P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR011203U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR011203UE4	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR011205P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR011205U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR011205UE4	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR012403P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR012403U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR012405P	NVE	PDIP	10	20	533.4	14.33	13.03	8.07
DCR012405U	DVB	SOP	12	28	532.13	14.73	5.13	6.6
DCR012405UE4	DVB	SOP	12	28	532.13	14.73	5.13	6.6


NVE (R-PDIP-T10/18)

PLASTIC DUAL-IN-LINE



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-001-AC with the exception of lead count.
 $\triangle D$. Dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 (0,25).
 $\triangle E$. Dimensions measured with the leads constrained to be perpendicular to Datum C.
 $\triangle F$. Dimensions are measured at the lead tips with the leads unconstrained.
 G. A visual index feature must be located within the cross-hatched area.


DVB0012A



PACKAGE OUTLINE

SOP - 2.65 mm max height

PLASTIC SMALL OUTLINE



4222497/A 10/2015

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DVB0012A

SOP - 2.65 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4222497/A 10/2015

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DVB0012A

SOP - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司