

# DRV2605L-Q1 用于 LRA 和 ERM 的汽车触觉驱动器， 具有效果库和智能环路架构

## 1 特性

- 符合汽车类应用的标准
- 具有符合 AEC-Q100 的下列结果：
  - 器件温度等级 2: -40°C 至 105°C
  - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 1B
  - 器件充电器件模型 (CDM) ESD 分类等级 C6
- 灵活的触觉和振动驱动器
  - LRA (线性谐振致动器)
  - ERM (偏轴转动惯量)
- I<sup>2</sup>C 控制的数字回放引擎
  - 波形序列器和触发器
  - 通过 I<sup>2</sup>C 实现的实时回放模式
  - I<sup>2</sup>C 双模式驱动 (开环和闭环)
- 智能环路架构 (正在申请专利的控制算法)
  - 自动过驱动和制动
  - 自动谐振跟踪和报告 (仅限 LRA)
  - 自动致动器诊断
  - 自动级别校准
  - 支持宽泛的致动器型号
- 许可版与 Immersion TouchSense<sup>®</sup> 2200 特性：
  - 集成 Immersion 效果库
  - Audio-to-Vibe
- 可在电池放电过程进行驱动补偿
- 宽工作电压范围 (2V 至 5.2V)
- 高效的差分开关输出驱动
- 脉宽调制 (PWM) 输入，占空比可控范围为 0% 至 100%
- 硬件触发输入
- 快速启动时间
- 1.8V 兼容、V<sub>DD</sub> 耐压数字接口

## 2 应用

- 支持触控的信息娱乐
- 替代机械按钮
- 汽车车身控制
- 驾驶员警报

## 3 说明

DRV2605L-Q1 器件是一款汽车触觉驱动器，其包含触觉效果库和闭环致动器控制系统，可为 ERM 和 LRA 提供高质量的触觉反馈。此方案有助于提升致动器在加速度稳定性、启动时间和制动时间方面的性能，通过共用的 I<sup>2</sup>C 兼容总线或 PWM 输入信号即可触发该方案。

DRV2605L-Q1 器件提供了 Immersion 公司的许可版 TouchSense 2200 软件，其中包含 100 多种许可版效果 (6 个 ERM 库和 1 个 LRA 库) 和 audio-to-vibe 功能，因此无需设计触觉波形。特性。

此外，主机处理器可利用实时回放模式绕过库回放引擎并通过 I<sup>2</sup>C 从主机直接播放波形。

DRV2605L-Q1 器件内部采用智能环路架构，可轻松实现自动谐振 LRA 驱动，以及优化反馈的 ERM 驱动，从而提供自动过驱动和制动。这种智能环路架构可构建简化的输入波形接口，并且能够提供可靠的电机控制和稳定的电机性能。DRV2605L-Q1 还可以利用内部生成的 PWM 信号实现开环驱动。此外，“audio-to-vibe”模式可自动将音频输入信号转换为实际的触控效果。


有关 Immersion 软件的重要说明，请参阅 [法律声明](#) 部分。

器件信息(1)

器件型号	封装	封装尺寸 (最大值)
DRV2605L-Q1	VSSOP (10)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。

简化原理图



## 目录

<b>1</b>	特性 .....	<b>1</b>	7.5	Programming.....	<b>21</b>
<b>2</b>	应用 .....	<b>1</b>	7.6	Register Map.....	<b>32</b>
<b>3</b>	说明 .....	<b>1</b>	<b>8</b>	<b>Application and Implementation .....</b>	<b>52</b>
<b>4</b>	修订历史记录 .....	<b>2</b>	8.1	Application Information.....	<b>52</b>
<b>5</b>	<b>Pin Configuration and Functions .....</b>	<b>3</b>	8.2	Typical Application .....	<b>53</b>
<b>6</b>	<b>Specifications.....</b>	<b>4</b>	8.3	Initialization Setup.....	<b>56</b>
6.1	Absolute Maximum Ratings .....	<b>4</b>	<b>9</b>	<b>Power Supply Recommendations .....</b>	<b>57</b>
6.2	ESD Ratings.....	<b>4</b>	<b>10</b>	<b>Layout.....</b>	<b>58</b>
6.3	Recommended Operating Conditions.....	<b>4</b>	10.1	Layout Guidelines .....	<b>58</b>
6.4	Thermal Information .....	<b>4</b>	10.2	Layout Example .....	<b>59</b>
6.5	Electrical Characteristics.....	<b>5</b>	<b>11</b>	<b>器件和文档支持 .....</b>	<b>60</b>
6.6	Timing Requirements .....	<b>5</b>	11.1	器件支持 .....	<b>60</b>
6.7	Switching Characteristics .....	<b>5</b>	11.2	文档支持 .....	<b>61</b>
6.8	Typical Characteristics .....	<b>7</b>	11.3	接收文档更新通知 .....	<b>61</b>
<b>7</b>	<b>Detailed Description .....</b>	<b>9</b>	11.4	社区资源 .....	<b>61</b>
7.1	Overview .....	<b>9</b>	11.5	商标 .....	<b>61</b>
7.2	Functional Block Diagram .....	<b>9</b>	11.6	静电放电警告 .....	<b>61</b>
7.3	Feature Description.....	<b>10</b>	11.7	术语表 .....	<b>61</b>
7.4	Device Functional Modes.....	<b>18</b>	<b>12</b>	<b>机械、封装和可订购信息 .....</b>	<b>61</b>


## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

<b>Changes from Revision A (October 2015) to Revision B</b>	<b>Page</b>
• Added: 7: TS2200 Library F to <a href="#">Table 7</a> .....	<b>35</b>

<b>Changes from Original (October 2015) to Revision A</b>	<b>Page</b>
• 已更改 数据表状态，从“产品预览”更改为“量产数据” .....	<b>1</b>
• Changed minimum supported resonant frequency from 50 Hz to 125 Hz .....	<b>4</b>
• Added digital pulldown resistance parameter to <i>Electrical Characteristics</i> .....	<b>5</b>
• Changed calibration diagram to include DRIVE_TIME into ERM requirements .....	<b>25</b>
• Changed bitfield name from "LRA_DRIVE_MODE" to "OTP_STATUS" .....	<b>49</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME		
1	REG	O	The REG pin is the 1.8-V regulator output. A 1- $\mu$ F capacitor required
2	SCL	I	I <sup>2</sup> C clock
3	SDA	I/O	I <sup>2</sup> C data
4	IN/TRIG	I	Multi-mode Input. I <sup>2</sup> C is selectable as PWM, analog, or trigger. If not used, this pin should be connected to GND
5	EN	I	Device enable
6	V <sub>DD</sub> /NC	P	Optional supply input. This pin should be tied to V <sub>DD</sub> or left floating.
7	OUT+	O	Positive haptic driver differential output
8	GND	P	Supply ground
9	OUT-	O	Negative haptic driver differential output
10	V <sub>DD</sub>	P	Supply Input (2 V to 5.2 V). A 1- $\mu$ F capacitor is required.

(1) I = input, O = output, I/O = input and output, P = power

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	$V_{DD}$	-0.3	5.5	V
	EN	-0.3	$V_{DD} + 0.3$	V
	SDA	-0.3	$V_{DD} + 0.3$	V
	SCL	-0.3	$V_{DD} + 0.3$	V
	IN/TRIG	-0.3	$V_{DD} + 0.3$	V
Operating free-air temperature, $T_A$		-40	105	$^\circ\text{C}$
Operating junction temperature, $T_J$		-40	150	$^\circ\text{C}$
Storage temperature, $T_{stg}$		-65	150	$^\circ\text{C}$

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	$\pm 500$	V
	Charged device model (CDM), per AEC Q100-011	$\pm 1000$	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{DD}$	Supply voltage	$V_{DD}$	2	5.2	V
$f_{(PWM)}$	PWM input frequency <sup>(1)</sup>	IN/TRIG Pin	10	250	kHz
$Z_L$	Load impedance <sup>(1)</sup>	$V_{DD} = 5.2\text{ V}$	8		$\Omega$
$V_{IL}$	Digital low-level input voltage	EN, IN/TRIG, SDA, SCL		0.5	V
$V_{IH}$	Digital high-level input voltage	EN, IN/TRIG, SDA, SCL	1.3		V
$V_{I(ANA)}$	Input voltage (analog mode)	IN/TRIG	0	1.8	V
$f_{(LRA)}$	LRA Frequency Range <sup>(1)</sup>		125	300	Hz

(1) Ensured by design. Not production tested.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DRV2605L-Q1	UNIT
		DGS (VSSOP)	
		(10-PINS)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	161.5	$^\circ\text{C/W}$
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	38.8	$^\circ\text{C/W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	82	$^\circ\text{C/W}$
$\Phi_{JT}$	Junction-to-top characterization parameter	1.3	$^\circ\text{C/W}$
$\Phi_{JB}$	Junction-to-board characterization parameter	80.5	$^\circ\text{C/W}$

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](http://SPRA953).

## 6.5 Electrical Characteristics

 $V_{DD} = 3.6\text{ V}$  over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(REG)}$	Voltage at the REG pin			1.83		V
$I_{IL}$	Digital low-level input current	EN, IN/TRIG, SDA, SCL $V_{DD} = 5.2\text{ V}$ , $V_I = 0\text{ V}$			1	$\mu\text{A}$
$I_{IH}$	Digital high-level input current	IN/TRIG, SDA, SCL $V_{DD} = 5.2\text{ V}$ , $V_I = V_{DD}$			1	$\mu\text{A}$
		EN $V_{DD} = 5.2\text{ V}$ , $V_I = V_{DD}$			3.5	
$V_{OL}$	Digital low-level output voltage	$SDA_{OL} = 4\text{ mA}$			0.4	V
$I_{(SD)}$	Shutdown current, $T_A = 25^\circ\text{C}$	$V_{(EN)} = 0\text{ V}$		4	7	$\mu\text{A}$
$I_{(standby)}$	Standby current, $T_A = 25^\circ\text{C}$	$V_{(EN)} = 1.8\text{ V}$ , STANDBY = 1		4.1	7	$\mu\text{A}$
$I_Q$	Quiescent current	$V_{(EN)} = 1.8\text{ V}$ , STANDBY = 0, no signal		0.5	0.65	mA
$Z_I$	Input impedance	IN/TRIG to $V_{(CM\_ANA)}$		100		$\text{k}\Omega$
$V_{(CM\_ANA)}$	IN/TRIG common-mode voltage (AC-coupled)	AC_COUPLE = 1		0.9		V
$Z_{O(SD)}$	Output impedance in shutdown	OUT+ to GND, OUT- to GND		15		$\text{k}\Omega$
$Z_{L(th)}$	Load impedance threshold for over-current detection	OUT+ to GND, OUT- to GND		4		$\Omega$
$I_{(BAT\_AV)}$	Average battery current during operation	Duty cycle = 90%, LRA mode, no load		2.4	3.5	mA
		Duty cycle = 90%, ERM mode, no load		2.3	3.5	

## 6.6 Timing Requirements


 $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 3.6\text{ V}$  (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$f_{(SCL)}$	Frequency at the SCL pin with no wait states			400	kHz
$t_{w(H)}$	Pulse duration, SCL high	0.6			$\mu\text{s}$
$t_{w(L)}$	Pulse duration, SCL low	1.3			$\mu\text{s}$
$t_{su(1)}$	Setup time, SDA to SCL	100			ns
$t_{h(1)}$	Hold time, SCL to SDA	10			ns
$t_{(BUF)}$	Bus free time between stop and start condition	1.3			$\mu\text{s}$
$t_{su(2)}$	Setup time, SCL to start condition	0.6			$\mu\text{s}$
$t_{h(2)}$	Hold time, start condition to SCL	0.6			$\mu\text{s}$
$t_{su(3)}$	Setup time, SCL to stop condition	0.6			$\mu\text{s}$


## 6.7 Switching Characteristics

 $V_{DD} = 3.6\text{ V}$  over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{(start)}$	Start-up time	Time from the GO bit or external trigger command to output signal		0.7		ms
		Time from EN high to output signal (PWM/Analog Modes)		1.17		
$f_{O(PWM)}$	PWM Output Frequency		19.5	20.5	21.5	kHz









**Figure 1. SCL and SDA Timing**





**Figure 2. Timing for Start and Stop Conditions**

6.8 Typical Characteristics



Typical Characteristics (continued)





## 7 Detailed Description

### 7.1 Overview


The DRV2605L-Q1 device is a low-voltage haptic driver that relies on the back-EMF produced by an actuator to provide a closed-loop system that offers extremely flexible control of LRA and ERM actuators over a shared I<sup>2</sup>C-compatible bus or PWM input signal. This schema helps improve actuator performance in terms of acceleration consistency, start time, and brake time.

The improved smart-loop architecture inside the DRV2605L-Q1 device provides effortless auto-resonant drive for LRA, as well as feedback-optimized ERM drive allowing for automatic overdrive and braking. These features create a simplified input waveform paradigm as well as reliable motor control and consistent motor performance. The DRV2605L-Q1 device also features an automatic transition to open-loop operation in the event that an LRA actuator is not generating a valid back-EMF voltage and automatic synchronization with the LRA when the LRA is generating a valid back-EMF voltage. The DRV2605L-Q1 device also allows for open-loop driving by using internally-generated PWM. Additionally, the audio-to-vibe mode automatically converts an audio input signal to meaningful haptic effects.

The DRV2605L-Q1 device offers a licensed version of TouchSense 2200 software from Immersion which eliminates the requirement to design haptic waveforms because the software includes over 100 licensed effects (6 ERM libraries and 1 LRA library) and audio-to-vibe features. The waveforms can be instantly played back through an I<sup>2</sup>C or can be triggered through a hardware trigger pin. Additionally, the real-time playback mode allows the host processor to bypass the library playback engine and play waveforms directly from the host through the I<sup>2</sup>C.

The DRV2605L-Q1 device features a trinary-modulated output stage that provides more efficiency than linear-based output drivers.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Support for ERM and LRA Actuators

The DRV2605L-Q1 device supports both ERM and LRA actuators. The ERM\_LRA bit in register 0x1A must be configured to select the type of actuator that the device uses.

### 7.3.2 Smart-Loop Architecture

The smart-loop architecture is an advanced closed-loop system that optimizes the performance of the actuator and allows for failure detection. The architecture consists of automatic resonance tracking and reporting (for an LRA), automatic level calibration, accelerated startup and braking, diagnostics routines, and other proprietary algorithms.

#### 7.3.2.1 Auto-Resonance Engine for LRA

The DRV2605L-Q1 auto-resonance engine tracks the resonant frequency of an LRA in real time, effectively locking onto the resonance frequency after half of a cycle. If the resonant frequency shifts in the middle of a waveform for any reason, the engine tracks the frequency from cycle to cycle. The auto-resonance engine accomplishes the tracking by constantly monitoring the back-EMF of the actuator. The auto-resonance engine is not affected by the auto calibration process, which is only used for level calibration. No calibration is required for the auto resonance engine. See the [Auto-Resonance Engine Programming for the LRA](#) section for auto-resonance engine programming information.

#### 7.3.2.2 Real-Time Resonance-Frequency Reporting for LRA

The smart-loop architecture makes the resonant frequency of the LRA available through I<sup>2</sup>C (see the [LRA Resonance Period \(Address: 0x22\)](#) section). Because frequency reporting occurs in real time, the frequency must be polled while the DRV2605L-Q1 device synchronizes with the LRA. The data should not be polled when the actuator is idle or braking.

#### 7.3.2.3 Automatic Switch to Open-Loop for LRA

In the event that an LRA produces a non-valid back-EMF signal, the DRV2605L-Q1 device automatically switches to open-loop operation and continues to deliver energy to the actuator in overdrive mode at a default and configurable frequency. Use [Equation 1](#) to calculate the default frequency. If the LRA begins to produce a valid back-EMF signal, the auto-resonance engine automatically takes control and continues to track the resonant frequency in real time. When synchronized, the mode enjoys all of the benefits that the smart-loop architecture has to offer.

$$f_{(LRA\_NO-BEMF)} \approx \frac{1}{2 \times (t_{(DRIVE\_TIME[4:0])} - t_{(ZC\_DET\_TIME[1:0])})} \quad (1)$$

The DRV2605L-Q1 device offers an automatic transition to open-loop mode without the re-synchronization option. The feature is enabled by setting the LRA\_AUTO\_OPEN\_LOOP bit in register 0x1F. The transition to open-loop mode only occurs when the driver fails to synchronize with the LRA. The AUTO\_OL\_CNT[1:0] bit in register 0x1F can be adjusted to set the amount of non-synchronized cycles allowed before the transition to the open-loop mode. Use [Equation 2](#) to calculate the open-loop frequency. The open-loop mode does not receive benefits from the smart-loop architecture, such as automatic overdrive and braking.


$$f_{(LRA\_OL)} = \frac{1}{OL\_LRA\_PERIOD[6:0] \times 98.49 \times 10^{-6}} \quad (2)$$

#### 7.3.2.4 Automatic Overdrive and Braking

A key feature of the DRV2605L-Q1 is the smart-loop architecture which employs actuator feedback control for both ERMs and LRAs. The feedback control desensitizes the input waveform from the motor-response behavior by providing automatic overdrive and automatic braking.

**Feature Description (continued)**

An open-loop haptic system typically drives an overdrive voltage at startup that is higher than the steady-state rated voltage of the actuator to decrease the startup latency of the actuator. Likewise, a braking algorithm must be employed for effective braking. When using an open-loop driver, these behaviors must be contained in the input waveform data. [Figure 11](#) shows how two different ERMs with different startup behaviors (Motor A and Motor B) can both be driven optimally by the smart-loop architecture with a simple input for both motors. The smart-loop architecture works equally well for LRAs with a combination of feedback control and an auto-resonance engine.



**Figure 11. Waveform Simplification With Smart Loop**

**7.3.2.4.1 Startup Boost**

To reduce the actuator start-time performance, the DRV2605L-Q1 device has an overdrive boost feature that applies higher loop gain to transient response of the actuator. The STARTUP\_BOOST bit enables the feature.

**7.3.2.4.2 Brake Factor**

To reduce the actuator brake-time performance, the DRV2605L-Q1 device provides a means to increase the gain ratio between braking and driving gain. Higher feedback-gain ratios reduce the brake time, however, the gain ratios also reduce the stability of the closed-loop system. The FB\_BRAKE\_FACTOR[2:0] bits can be adjusted to set the brake factor.

**7.3.2.4.3 Brake Stabilizer**

To improve brake stability at high brake-factor gain ratios, the DRV2605L-Q1 device has a brake-stabilizer mechanism that automatically reduces the loop gain when the braking is near completion. The BRAKE\_STABILIZER bit enables the feature.

## Feature Description (continued)

### 7.3.2.5 Automatic Level Calibration

The smart-loop architecture uses actuator feedback by monitoring the back-EMF behavior of the actuator. The level of back-EMF voltage can vary across actuator manufacturers because of the specific actuator construction. Auto calibration compensates for the variation and also performs scaling for the desired actuator according to the specified rated voltage and overdrive clamp-register settings. When auto calibration is performed, a 100% signal level at any of the DRV2605L-Q1 input interfaces supplies the rated voltage to the actuator at steady-state. The feedback allows the output level to increase above the rated voltage level for automatic overdrive and braking, but without allowing the output level to exceed the programmable overdrive clamp voltage.

In the event where the automatic level-calibration routine fails, the DIAG\_RESULT bit in register 0x00 is asserted to flag the problem. Calibration failures are typically fixed by adjusting the registers associated with the automatic level-calibration routine or, for LRA actuators, the registers associated with the automatic-resonance detection engine. See the [器件和文档支持](#) section for automatic-level calibration programming.

#### 7.3.2.5.1 Automatic Compensation for Resistive Losses

The DRV2605L-Q1 device automatically compensates for resistive losses in the driver. During the automatic level-calibration routine, the impedance of the actuator is checked and the compensation factor is determined and stored in the A\_CAL\_COMP[7:0] bit.

#### 7.3.2.5.2 Automatic Back-EMF Normalization

The DRV2605L-Q1 device automatically compensates for differences in back-EMF magnitude between actuators. The compensation factor is determined during the automatic level-calibration routine and the factor is stored in the A\_CAL\_BEMF[7:0] bit.

#### 7.3.2.5.3 Calibration Time Adjustment

The duration of the automatic level-calibration routine has an impact on accuracy. The impact is highly dependent on the start-time characteristic of the actuator. The auto-calibration routine expects the actuator to have reached a steady acceleration before the calibration factors are calculated. Because the start-time characteristic can be different for each actuator, the AUTO\_CAL\_TIME[1:0] bit can change the duration of the automatic level-calibration routine to optimize calibration performance.

#### 7.3.2.5.4 Loop-Gain Control

The DRV2605L-Q1 device allows the user to control how fast the driver attempts to match the back-EMF (and thus motor velocity) and the input signal level. Higher loop-gain (or faster settling) options result in less-stable operation than lower loop gain (or slower settling). The LOOP\_GAIN[1:0] bit controls the loop gain.

#### 7.3.2.5.5 Back-EMF Gain Control

The BEMF\_GAIN[1:0] bit sets the analog gain for the back-EMF amplifier. The auto-calibration routine automatically populates the bit with the most appropriate value for the actuator.

Modifying the SAMPLE\_TIME[1:0] bit also adjusts the back-EMF gain. The higher the sample time, the higher the gain.

By default, the back-EMF is sampled once during a period. In the event that a twice per-period sampling is desired, assert the LRA\_DRIVE\_MODE bit.

### 7.3.2.6 Actuator Diagnostics

The DRV2605L-Q1 device is capable of determining whether the actuator is not present (open) or shorted. If a fault is detected during the diagnostic process, the DIAG\_RESULT bit is asserted.

### 7.3.2.7 Automatic Re-Synchronization

For the LRA, the DRV2605L-Q1 device features an automatic re-synchronization mode which automatically pushes the actuator in the correct direction when a waveform begins playing while the actuator is moving. If the actuator is at rest when the waveform begins, the DRV2605L-Q1 device drives in the default direction.

## Feature Description (continued)

### 7.3.3 Open-Loop Operation for LRA

In the event that open-loop operation is desired (such as for off-resonance driving) the DRV2605L-Q1 device includes an open-loop LRA drive mode that is available through the PWM input or through the digital interface.

When using the PWM input in open-loop mode, the DRV2605L-Q1 device employs a fixed divider that observes the PWM signal and commutates the output drive signal at the PWM frequency divided by 128. To accomplish LRA drive, the host should drive the PWM frequency at 128 times the desired operating frequency.

When activated, the digital open-loop mode is available for pre-stored waveforms as well as for RTP mode. The OL\_LRA\_PERIOD bit in register 0x20 programs the operating frequency, which is derived from the PWM output frequency,  $f_{O(PWM)}$ . Use Equation 1 to calculate the driving frequency. The open-loop mode does not receive the benefits of the smart-loop architecture.

### 7.3.4 Open-Loop Operation for ERM

The DRV2605L-Q1 device offers ERM open-loop operation through the PWM input. The output voltage is based on the duty cycle of the provided PWM signal, where the OD\_CLAMP[7:0] bit in register 0x17 sets the full-scale amplitude. For details see the [Rated Voltage Programming](#) section.

### 7.3.5 Flexible Front-End Interface

The DRV2605L-Q1 device offers multiple ways to launch and control haptic effects. The MODE[2:0] bit in register 0x01 is used to select the interface mode.

#### 7.3.5.1 PWM Interface

When the DRV2605L-Q1 device is in PWM interface mode, the device accepts PWM data at the IN/TRIG pin. The DRV2605L-Q1 device drives the actuator continuously in PWM interface mode until the user sets the device to standby mode or to enter another interface mode. In standby mode, the strength of vibration is determined by the duty cycle.

For the LRA, the DRV2605L-Q1 device automatically tracks the resonance frequency unless the LRA\_OPEN\_LOOP bit in register 0x1D is set. If the LRA\_OPEN\_LOOP bit is set, the LRA is driven according to the frequency of the PWM input signal. Specifically, the driving frequency is the PWM frequency divided by 128.

#### 7.3.5.2 Internal Memory Interface

The DRV2605L-Q1 device has seven internal-ROM libraries designed by Immersion called TS2200. The first five libraries and the last library are specifically tuned for six categories of ERMs operated in open-loop mode (see [Table 1](#)). Library 6 is a closed-loop library tuned for LRAs. The library selection occurs through register 0x03 (see the [\(Address: 0x03\)](#) section).




Figure 12. Library Selection

**Feature Description (continued)**
**Table 1. ERM Library Table**

LIBRARY	RATED VOLTAGE	OVERDRIVE VOLTAGE	RISE TIME	BRAKE TIME
A	1.3 V	3 V	40 ms to 60 ms	20 ms to 40 ms
B	3 V	3 V	40 ms to 60 ms	5 ms to 15 ms
C	3 V	3 V	60 ms to 80 ms	10 ms to 20 ms
D	3 V	3 V	100 ms to 140 ms	15 ms to 25 ms
E	3 V	3 V	> 140 ms	> 30 ms
F	4.5 V	5 V	35 ms to 45 ms	10 ms to 20 ms

**7.3.5.2.1 Waveform Sequencer**

The waveform sequencer queues waveform identifiers for playback. Eight sequence registers queue up to eight waveforms for sequential playback. A waveform identifier is an integer value referring to the index position of a waveform in the ROM library. Playback begins at register address 0x04 when the user asserts the GO bit (register 0x0C). When playback of that waveform ends, the waveform sequencer plays the waveform identifier held in register 0x05 if the next waveform is non-zero. The waveform sequencer continues in this way until it reaches an identifier value of zero or until all eight identifiers are played (register addresses 0x04 through 0x0B), whichever scenario is reached first.

The waveform identifier range is 1 to 127. The MSB of each sequence register can implement a delay between sequence waveforms. When the MSB is high, bits [6:0] indicate the length of the wait time. The wait time for that step then becomes WAV\_FRM\_SEQ[6:0] × 10 ms.

**7.3.5.2.2 Library Parameterization**

The ROM waveforms are augmented by the time offset registers (registers 0x0D to 0x10). The augmentation occurs only for the ROM waveforms and not for the other interfaces (such as PWM and RTP). The purpose of the functionality is to add *time stretching* (or time shrinking) to the waveform. This functionality is useful for customizing the entire library of waveforms for a specific actuator rise time and fall time.

The time parameters that can be stretched or shrunk include:

<b>ODT</b>	Overdrive time
<b>SPT</b>	Sustain positive time
<b>SNT</b>	Sustain Negative Time
<b>BRT</b>	Brake Time

The time values are additive offsets and are 8-bit signed values. The default offset of the time values is 0. Positive values add and negative values subtract from the time value of the effect that is currently played. The most positive value in the waveform is automatically interpreted as the overdrive time, and the most negative value in the waveform is automatically interpreted as the brake time. The time-offset parameters are applied to both voltage-time pairs and linear ramps. For linear ramps, linear interpolation is stretched (or shrunk) over the two operative points for the period (see [Equation 3](#)).

$$t + t_{(ofs)}$$

where

- $t_{(ofs)}$  is the time offset (3)

Changing the playback interval can also manipulate the waveforms stored in memory. Each waveform in memory has a granularity of 5 ms. If the user desires greater granularity, a 1-ms playback interval can be obtained by asserting the PLAYBACK\_INTERVAL bit in register 0x1F.

### 7.3.5.3 Real-Time Playback (RTP) Interface

The real-time playback mode is a simple, single 8-bit register interface that holds an amplitude value. When real-time playback is enabled, the real-time playback register is sent directly to the playback engine. The amplitude value is played until the user sends the device to standby mode or removes the device from RTP mode. The RTP mode operates exactly like the PWM mode except that the user enters a register value over the I<sup>2</sup>C rather than a duty cycle through the input pin. Therefore, any API (application-programming interface) designed for use with a PWM generator in the host processor can write the data values over the I<sup>2</sup>C rather than writing the data values to the host timer. This ability frees a timer in the host while retaining compatibility with the original software.

For the LRA, the DRV2605L-Q1 device automatically tracks the resonance frequency unless the LRA\_OPEN\_LOOP bit is set (in register 0x1D). If the LRA\_OPEN\_LOOP bit is set, the LRA is driven according to the open-loop frequency set in the OL\_LRA\_PERIOD[6:0] bit in register 0x20.

### 7.3.5.4 Analog Input Interface

When the DRV2605L-Q1 device is in analog-input interface mode, the device accepts an analog voltage at the IN/TRIG pin. The DRV2605L-Q1 device drives the actuator continuously in analog-input interface mode until the user sets the device to standby mode or to enter another interface mode. The reference voltage in standby mode is 1.8 V. Therefore, the 1.8-V reference voltage is interpreted as a 100% input value. A reference voltage of 0.9 V is interpreted as a 50% input value and a reference voltage of 0 V is interpreted as a 0% input value. The input value in standby mode is analogous to the duty-cycle percentage in PWM mode.

For the LRA, the DRV2605L-Q1 automatically tracks the resonance frequency unless the LRA\_OPEN\_LOOP bit is set (in register 0x1D). If the LRA\_OPEN\_LOOP bit is set, the LRA is driven according to the open-loop frequency set in OL\_LRA\_PERIOD[6:0] bit in register 0x20.

### 7.3.5.5 Audio-to-Vibe Interface

The DRV2605L-Q1 device features an audio-to-vibe mode that converts an audio input signal into meaningful haptic effects using the Immersion audio-to-vibe technology. Audio-to-Vibe mode adds a vibratory *bass extension* to portable devices which allows users to feel the audio and visual content. Audio-to-Vibe mode is a key feature because it allows for existing applications to include haptic sensations without requiring additional software drivers. Additionally, event-driven audio effects generated within an operating system can be used to automatically provide a product with haptic sensations. See the [Waveform Playback Using Audio-to-Vibe Mode](#) section for details.

### 7.3.5.6 Input Trigger Option

The DRV2605L-Q1 device includes continuous haptic modes (such as PWM and RTP mode) as well as triggered modes (such as the internal memory interface). The haptic effects in the continuous haptic modes begin as soon as the device enters the mode and stop when the device goes into standby mode or exits the continuous haptic mode. For the triggered mode, the DRV2605L-Q1 device has a variety of trigger options that are explained in this section.

In the continuous haptic modes, the IN/TRIG pin provides external trigger control of the GO bit, which allows GPIO control to fire ROM waveforms. The external trigger control can provide improved latencies in systems where a significant delay exists between the desired effect time and the time a GO command can be sent over the I<sup>2</sup>C interface.

---

#### NOTE

The triggered effect must already be selected to take advantage of the lower latency. This option works best for accelerating a pre-queued high-priority effect (such as a button press) or for the repeated firing of the same effect (such as scrolling).

---


#### 7.3.5.6.1 I<sup>2</sup>C Trigger

Setting the GO bit (in register 0x0C) launches the waveform. The user can cancel the launching of the waveform by clearing the GO bit.



### 7.3.5.6.2 Edge Trigger


A low-to-high transition on the IN/TRIG pin sets the GO bit. The playback sequence indicated in the waveform sequencer plays as normal. The user can cancel the transaction by clearing the GO bit. An additional low-to-high transition while the GO bit is high also cancels the transaction which clears and resets the GO bit. Clearing the trigger pin (high-to-low transition) does nothing, therefore the user can send a short pulse without knowing how long the waveform is. The pulse width should be at least 1  $\mu$ s to ensure detection.



**Figure 13. Edge Trigger Mode**

### 7.3.5.6.3 Level Trigger

The actions of the GO bit directly follow the IN/TRIG pin. When the IN/TRIG pin is high, the GO bit is high. When the IN/TRIG pin goes low, the GO bit clears. Therefore, a falling edge cancels the transaction. The level trigger can implement a GPIO-controlled buzz on-off controller if an appropriately long waveform is selected. The user must hold the IN/TRIG high for the entire duration of the waveform to complete the effect.



**Figure 14. Level Trigger Mode**

### 7.3.5.7 Noise Gate Control

When an actuator is driven with an analog or PWM signal, noise in the line can cause the actuator to vibrate unintentionally. For that reason, the DRV2605L-Q1 device features a noise gate that filters out any voltage smaller than a particular threshold. The NG\_THRESH[1:0] bit in register 0x1D controls the threshold.

### 7.3.6 Edge Rate Control

The DRV2605L-Q1 output driver implements edge rate control (ERC). The ERC ensures that the rise and fall characteristics of the output drivers do not emit levels of radiation that could interfere with other circuitry common in mobile and portable platforms. Because of ERC most system do not require external output filters, capacitors, or ferrite beads.



### 7.3.7 Constant Vibration Strength

The DRV2605L-Q1 PWM input uses a digital level-shifter. Therefore, as long as the input voltage meets the  $V_{IH}$  and  $V_{IL}$  levels, the vibration strength remains the same even if the digital levels vary. The DRV2605L-Q1 device also features power-supply feedback. If the supply voltage drifts over time (because of battery discharge, for example), the vibration strength remains the same as long as enough supply voltage is available to sustain the required output voltage.

### 7.3.8 Battery Voltage Reporting

During playback, the DRV2605L-Q1 device provides real-time voltage measurement of the  $V_{DD}$  pin. The VBAT[7:0] bit located in register 0x21 provides this information.

### 7.3.9 Low-Power Standby

Setting the device to standby reduces the idle power consumption without resetting the registers. In Low-Power Standby mode, the DRV2605L-Q1 device features a fast turnon time when it is requested to play a waveform.

### 7.3.10 I<sup>2</sup>C Watchdog Timer

If an I<sup>2</sup>C stops unexpectedly, the possibility exists for the I<sup>2</sup>C protocol to remain in a *hanged* state. To allow for the recovery of the communication without having to power cycle the device, the DRV2605L-Q1 device includes an automatic watchdog timer that resets the I<sup>2</sup>C protocol without user intervention after 4.33 ms. This behavior happens in all conditions except in standby mode. If the I<sup>2</sup>C stops unexpectedly during standby mode, the only way to recover communication is by power-cycling the device.

### 7.3.11 Device Protection

#### 7.3.11.1 Thermal Protection

The DRV2605L-Q1 device has thermal protection that causes the device to shut down if it becomes too hot. In the event where the thermal protection kicks in, the DRV2605L-Q1 device asserts a flag (bit OVER\_TEMP in register 0x00) to notify the host processor.

#### 7.3.11.2 Overcurrent Protection of the Actuator

If the impedance at the output pin of the DRV2605L-Q1 device is too low, the device latches the over-current flag (OC\_DETECT bit in register 0x00) and shuts down. The device periodically monitors the status of the short and remains in this condition until the short is removed. When the short is removed, the DRV2605L-Q1 device restarts in the default state.

#### 7.3.11.3 Overcurrent Protection of the Regulator

The DRV2605L-Q1 device has an internal regulator that powers a portion of the system. If a short occurs at the output of the REG pin, an internal overcurrent protection circuit is enabled and limits the current.

During a REG short, the device is not functional. When the short is removed, the DRV2605L-Q1 device automatically resets to default conditions.

#### 7.3.11.4 Brownout Protection

The DRV2605L-Q1 device has on-chip brownout protection. When activated, a reset signal is issued that returns the DRV2605L-Q1 device to the initial default state. If the regulator voltage  $V_{(REG)}$  goes below the brownout protection threshold ( $V_{(BOT)}$ ) the DRV2605L-Q1 device automatically shuts down. When  $V_{(REG)}$  returns to the typical output voltage (1.8 V) the DRV2605L-Q1 device returns to the initial device state. The brownout protection threshold ( $V_{(BOT)}$ ) is typically at 0.84 V.

The previously described behavior has one exception. The brownout circuit is designed to tolerate fast brownout conditions as shown by Case 1 in [Figure 15](#). If the  $V_{DD}$  ramp-up rate is slower than 3.6 kV/s, then the device can fall into an unknown state. In such a situation, to return to the initial default state the device must be power-cycled with a  $V_{DD}$  ramp-up rate that is faster than 3.6 kV/s.




Figure 15. Brownout Behavior

## 7.4 Device Functional Modes

### 7.4.1 Power States

The DRV2605L-Q1 device has three different power states which allow for different power-consumption levels and functions. Figure 16 shows the transition in to and out of each state.




Figure 16. Power-State Transition Diagram

#### 7.4.1.1 Operation With $V_{DD} < 2\text{ V}$ (Minimum $V_{DD}$ )

Operating the device with a  $V_{DD}$  value below 2 V is not recommended.

#### 7.4.1.2 Operation With $V_{DD} > 5.5\text{ V}$ (Absolute Maximum $V_{DD}$ )

The DRV2605L-Q1 device is designed to operate at up to 5.2 V, with an absolute maximum voltage of 5.5 V. If exposed to voltages above 5.5 V, the device can suffer permanent damage.

#### 7.4.1.3 Operation With EN Control

The EN pin of the DRV2605L-Q1 device gates the active operation. When the EN pin is logic high, the DRV2605L-Q1 device is active. When the EN pin is logic low, the device enters the shutdown state, which is the lowest power state of the device. The device registers are not reset. The EN pin operation is particularly useful for constant-source PWM and analog input modes to maintain compatibility with non-I<sup>2</sup>C device signaling. The EN pin must be high to write I<sup>2</sup>C device registers. However, if the EN pin is low the DRV2605L-Q1 device can still acknowledge (ACK) during an I<sup>2</sup>C transaction, however, no read or write is possible. To completely reset the device to the powerup state, set the DEV\_RESET bit in register 0x01.

## Device Functional Modes (continued)

### 7.4.1.4 Operation With STANDBY Control

The STANDBY bit in register 0x01 forces the device in an out of the standby state. The STANDBY bit is asserted by default. When the STANDBY bit is asserted, the DRV2605L-Q1 device goes into a low-power state. In the standby state the device retains register values and the ability to have I<sup>2</sup>C communication. The properties of the standby state also feature a fast turn, wake up, and play, on-time. Asserting the STANDBY bit has an immediate effect. For example, if a waveform is played, it immediately stops when the STANDBY bit is asserted.


Clear the STANDBY bit to exit the standby state (and go to the ready state).

### 7.4.1.5 Operation With DEV\_RESET Control

The DEV\_RESET bit in register 0x01 performs the equivalent of power cycling the device. Any playback operations are immediately interrupted, and all registers are reset to the default values. The Dev\_Reset bit automatically-clears after the reset operation is complete.

### 7.4.1.6 Operation in the Active State

In the active state, the DRV2605L-Q1 device has I<sup>2</sup>C communication and is capable of playing waveforms, running calibration, and running diagnostics. These operations are referred to as *processes*. Figure 17 shows the flow of starting, or *firing*, a process. Notice that the GO signal fires the processes. Note that the GO signal is not the same as the GO bit. Figure 18 shows a diagram of the GO-signal behavior.



Note: If an output short is present before a waveform is played, changing modes (with the MODE[2:0] bit in register 0x01) is required to resume normal playback.

Figure 17. Diagram of Active States

## 7.4.2 Changing Modes of Operation

The DRV2605L-Q1 has multiple modes for playing waveforms, as well as a calibration mode and a diagnostic mode. Table 2 lists the available modes.

Table 2. Mode Selection Table


MODE	MODE[2:0]	N_PWM_ANALOG
Internal trigger mode	0	X
External Trigger mode (edge)	1	X
External trigger mode (level)	2	X
Analog input mode	3	0
PWM mode	3	1
Audio-to-vibe mode	4	X
RTP mode	5	X
Diagnostics mode	6	X
Calibration mode	7	X

### 7.4.3 Operation of the GO Bit

The GO bit is the primary way to assert the GO signal, which fires processes in the DRV2605L-Q1 device. The primary purpose of the GO bit is to fire the playback of the waveform identifiers in the waveform sequencer (registers 0x04 to 0x0B). However, The GO bit can also fire the calibration or diagnostics processes.

When using the GO bit to play waveforms in internal trigger mode, the GO bit is asserted by writing 0x01 to register 0x0C. In this case, the GO bit can be thought of as a *software trigger* for haptic waveforms. The GO bit remains high until the playback of the haptic waveform sequence is complete. Clearing the GO bit during waveform playback cancels the waveform sequence. The GO bit can also be asserted by the external trigger when in external trigger mode. The GO bit in register 0x0C mirrors the state of the external trigger.

Setting RTP mode, PWM mode, or audio-to-vibe mode also sets the GO bit. However, setting the GO bit in this way has no impact on the GO bit located in register 0x0C.



**Figure 18. GO-Signal Logic**

### 7.4.4 Operation During Exceptional Conditions

This section lists different exceptional conditions and the ways that the DRV2605L-Q1 device operates during these conditions. This section also describes how the device goes into and out of these states.

#### 7.4.4.1 Operation With No Actuator Attached

In LRA closed-loop mode, if a waveform is played without an actuator connected to the OUT+ and OUT– pins, the output pins toggle. However, the toggling frequency is not predictable. In LRA open-loop mode, the output pins toggle at the specified open-loop frequency.

#### 7.4.4.2 Operation With a Non-Moving Actuator Attached

The model of a non-moving actuator can be simplified as a resistor. If a resistor (with similar loading as an LRA, such as 25 Ω) is connected across the OUT+ and OUT– pins, and the DRV2605L-Q1 device is in LRA closed-loop mode, the output pins toggle at a default frequency calculated with [Equation 1](#). In LRA open-loop mode the output pins toggle at the specified open-loop frequency.

#### 7.4.4.3 Operation With a Short at REG Pin

If the REG pin is shorted to GND, the device automatically shuts down and an overcurrent-protection circuit is enabled and clamps the maximum current supplied by the regulator. When the short is removed, the device starts in the default condition.

#### 7.4.4.4 Operation With a Short at OUT+, OUT–, or Both

If any of the output pins (OUT+ or OUT–) is shorted to  $V_{DD}$ , GND, or to each other while the device is playing a waveform, the OC\_DETECT bit is asserted and remains asserted until the short is removed. A current-protection circuit automatically enables to shutdown the current through the short.

If the driver is playing a waveform the DRV2605L-Q1 device checks for shorts in the output through either a haptic-playback, auto-calibration, or diagnostics process. If the short occurs when the device is idle, the short is not detected until the device attempts to run a waveform.

## 7.5 Programming

### 7.5.1 Auto-Resonance Engine Programming for the LRA

#### 7.5.1.1 Drive-Time Programming

The resonance frequency of each LRA actuator varies based on many factors and is generally dominated by mechanical properties. The auto-resonance engine-tracking system is optimized by providing information about the resonance frequency of the actuator. The DRIVE\_TIME[4:0] bit is used as an initial guess for the half-period of the LRA. The drive time is automatically and quickly adjusted for optimum drive. For example, if the LRA has a resonance frequency of 200 Hz, then the drive time should be set to 2.5 ms.

For ERM actuators, the DRIVE\_TIME[4:0] bit controls the rate for back-EMF sampling. Lower drive times imply higher back-EMF sampling frequencies which cause higher peak-to-average ratios in the output signal, and requires more supply headroom. Higher drive times imply lower back-EMF sampling frequencies which cause the feedback to react at a slower rate.

#### 7.5.1.2 Current-Dissipation Time Programming

To sense the back-EMF of the actuator, the DRV2605L-Q1 device goes into high impedance mode. However, before the device enters high impedance mode, the device must dissipate the current in the actuator. The DRV2605L-Q1 device controls the time allocated for dissipation-current through the IDISS\_TIME[3:0] bit.

#### 7.5.1.3 Blanking Time Programming

After the current in the actuator dissipates, the DRV2605L-Q1 device waits for a blanking time of the signal to settle before the back-EMF analog-to-digital (AD) conversion converts. The BLANKING\_TIME[3:0] bit controls this time.

#### 7.5.1.4 Zero-Crossing Detect-Time Programming

When the blanking time expires, the back-EMF AD monitors for zero crossings. The ZC\_DET\_TIME[1:0] bit controls the minimum time allowed for detecting zero crossings.

### 7.5.2 Automatic-Level Calibration Programming

#### 7.5.2.1 Rated Voltage Programming

The rated voltage is the driving voltage that the driver will output during steady state. However, in closed-loop drive mode, temporarily having an output voltage that is higher than the rated voltage is possible. See the [Overdrive Voltage-Clamp Programming](#) section for details.

The RATED\_VOLTAGE[7:0] bit in register 0x16 sets the rated voltage for the closed-loop drive modes. For the ERM, [Equation 4](#) calculates the average steady-state voltage when a full-scale input signal is provided. For the LRA, [Equation 5](#) calculates the root-mean-square (RMS) voltage when driven to steady state with a full-scale input signal.

$$V_{(ERM-CL\_AV)} = 21.18 \times 10^{-3} \text{ RATED\_VOLTAGE}[7:0] \quad (4)$$

$$V_{(LRA-CL\_RMS)} = \frac{20.58 \times 10^{-3} \times \text{RATED\_VOLTAGE}[7:0]}{\sqrt{1 - (4 \times t_{(SAMPLE\_TIME)} + 300 \times 10^{-6}) \times f_{(LRA)}}} \quad (5)$$

In open-loop mode, the RATED\_VOLTAGE[7:0] bit is ignored. Instead, the OD\_CLAMP[7:0] bit (in register 0x17) is used to set the rated voltage for the open-loop drive modes. For the ERM, [Equation 6](#) calculates the rated voltage with a full-scale input signal. For the LRA, [Equation 7](#) calculates the RMS voltage with a full-scale input signal.

$$V_{(ERM-OL\_AV)} = 21.59 \times 10^{-3} \text{ OD\_CLAMP}[7:0] \quad (6)$$

$$V_{(LRA-OL\_RMS)} = 21.32 \times 10^{-3} \times \text{OD\_CLAMP}[7:0] \times \sqrt{1 - f_{(LRA)} \times 800 \times 10^{-6}} \quad (7)$$

## Programming (continued)

The auto-calibration routine uses the RATED\_VOLTAGE[7:0] and OD\_CLAMP[7:0] bits as inputs and therefore these registers must be written before calibration is performed. Any modification of this register value should be followed by calibration to appropriately set A\_CAL\_BEMF[7:0].

### 7.5.2.2 Overdrive Voltage-Clamp Programming

During closed-loop operation, the actuator feedback allows the output voltage go above the rated voltage during the automatic overdrive and automatic braking periods. The OD\_CLAMP[7:0] bit (in Register 0x17) sets a clamp so that the automatic overdrive is bounded. The OD\_CLAMP[7:0] bit also serves as the full-scale reference voltage for open-loop operation. The OD\_CLAMP[7:0] bit always represents the maximum *peak voltage* that is allowed, regardless of the mode.

#### NOTE

If the supply voltage ( $V_{DD}$ ) is less than the overdrive clamp voltage, the output driver is unable to reach the clamp voltage value because the output voltage cannot exceed the supply voltage. If the rated voltage exceeds the overdrive clamp voltage, the overdrive clamp voltage has priority over the rated voltage.

In ERM mode, use [Equation 8](#) to calculate the allowed maximum voltage. In LRA mode, use [Equation 9](#) to calculate the maximum peak voltage.

$$V_{(ERM\_clamp)} = \frac{21.64 \times 10^{-3} \times OD\_CLAMP[7:0] \times (t_{(DRIVE\_TIME)} - 300 \times 10^{-6})}{t_{(DRIVE\_TIME)} + t_{(DISS\_TIME)} + t_{(BLANKING\_TIME)}} \quad (8)$$

$$V_{(LRA\_clamp)} = 21.22 \times 10^{-3} \times OD\_CLAMP[7:0] \quad (9)$$

## 7.5.3 I<sup>2</sup>C Interface

### 7.5.3.1 General I<sup>2</sup>C Operation

The I<sup>2</sup>C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. The bus transfers data serially, one bit at a time. The 8-bit address and data bytes are transferred with the most-significant bit (MSB) first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the clock is at logic high to indicate start and stop conditions. A high-to-low transition on the SDA signal indicates a start, and a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock period. [Figure 19](#) shows a typical sequence. The master device generates the 7-bit slave address and the read-write (R/W) bit to start communication with a slave device. The master device then waits for an acknowledge condition. The slave device holds the SDA signal low during the acknowledge clock period to indicate acknowledgment. When this acknowledgment occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus a R/W bit (1 byte). All compatible devices share the same signals through a bidirectional bus using a wired-AND connection.

The number of bytes that can be transmitted between start and stop conditions is not limited. When the last word transfers, the master generates a stop condition to release the bus. [Figure 19](#) shows a generic data-transfer sequence.

Use external pullup resistors for the SDA and SCL signals to set the logic-high level for the bus. Pullup resistors with values between 660  $\Omega$  and 4.7 k $\Omega$  are recommended. Do not allow the SDA and SCL voltages to exceed the DRV2605L-Q1 supply voltage,  $V_{DD}$ .

#### NOTE

The DRV2605L-Q1 slave address is 0x5A (7-bit), or 1011010 in binary.

## Programming (continued)




Figure 19. Typical I<sup>2</sup>C Sequence

The DRV2605L-Q1 device operates as an I<sup>2</sup>C-slave 1.8-V logic thresholds, but can operate up to the V<sub>DD</sub> voltage. The device address is 0x5A (7-bit), or 1011010 in binary which is equivalent to 0xB4 (8-bit) for writing and 0xB5 (8-bit) for reading.

### 7.5.3.2 Single-Byte and Multiple-Byte Transfers

The serial control interface supports both single-byte and multiple-byte R/W operations for all registers.

During multiple-byte read operations, the DRV2605L-Q1 device responds with data one byte at a time and beginning at the signed register. The device responds as long as the master device continues to respond with acknowledges.

The DRV2605L-Q1 supports sequential I<sup>2</sup>C addressing. For write transactions, a sequential I<sup>2</sup>C write transaction has taken place if a register is issued followed by data for that register as well as the remaining registers that follow. For I<sup>2</sup>C sequential-write transactions, the register issued then serves as the starting point and the amount of data transmitted subsequently before a stop or start is transmitted determines how many registers are written.

### 7.5.3.3 Single-Byte Write

As shown in Figure 20, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read-write bit. The read-write bit determines the direction of the data transfer. For a write-data transfer, the read-write bit must be set to 0. After receiving the correct I<sup>2</sup>C device address and the read-write bit, the DRV2605L-Q1 responds with an acknowledge bit. Next, the master transmits the register byte corresponding to the DRV2605L-Q1 internal-memory address that is accessed. After receiving the register byte, the device responds again with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.





Figure 20. Single-Byte Write Transfer



## Programming (continued)

### 7.5.3.4 Multiple-Byte Write and Incremental Multiple-Byte Write

A multiple-byte data write transfer is identical to a single-byte data write transfer except that multiple data bytes are transmitted by the master device to the DRV2605L-Q1 device as shown in Figure 21. After receiving each data byte, the DRV2605L-Q1 device responds with an acknowledge bit.




**Figure 21. Multiple-Byte Write Transfer**

### 7.5.3.5 Single-Byte Read

Figure 22 shows that a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the read-write bit. For the data-read transfer, both a write followed by a read actually occur. Initially, a write occurs to transfer the address byte of the internal memory address to be read. As a result, the read-write bit is set to 0.


After receiving the DRV2605L-Q1 address and the read-write bit, the DRV2605L-Q1 device responds with an acknowledge bit. The master then sends the internal memory address byte, after which the device issues an acknowledge bit. The master device transmits another start condition followed by the DRV2605L-Q1 address and the read-write bit again. This time, the read-write bit is set to 1, indicating a read transfer. Next, the DRV2605L-Q1 device transmits the data byte from the memory address that is read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data read transfer. See the note in the [General I<sup>2</sup>C Operation](#) section.



**Figure 22. Single-Byte Read Transfer**

### 7.5.3.6 Multiple-Byte Read

A multiple-byte data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the DRV2605L-Q1 device to the master device as shown in Figure 23. With the exception of the last data byte, the master device responds with an acknowledge bit after receiving each data byte.



**Figure 23. Multiple-Byte Read Transfer**



## Programming (continued)

### 7.5.4 Programming for Open-Loop Operation

The DRV2605L-Q1 device can be used in open-loop mode and closed-loop mode. If open-loop operation is desired, the first step is to determine which actuator type is to use, either ERM or LRA.

#### 7.5.4.1 Programming for ERM Open-Loop Operation

To configure the DRV2605L-Q1 device in ERM open-loop operation, the ERM must be selected by writing the N\_ERM\_LRA bit to 0 (in register 0x1A), and the ERM\_OPEN\_LOOP bit to 1 in register 0x1D.

#### 7.5.4.2 Programming for LRA Open-Loop Operation

To configure the DRV2605L-Q1 device in LRA open-loop operation, the LRA must be selected by writing the N\_ERM\_LRA bit to 1 in register 0x1A, and the LRA\_OPEN\_LOOP bit to 1 in register 0x1D. If PWM interface is used, the open-loop frequency is given by the PWM frequency divided by 128. If PWM interface is not used, the open-loop frequency is given by the OL\_LRA\_PERIOD[6:0] bit in register 0x20.

### 7.5.5 Programming for Closed-Loop Operation

For closed-loop operation, the device must be calibrated according to the actuator selection. When calibrated accordingly, the user is only required to provide the desired waveform. The DRV2605L-Q1 device automatically adjusts the level and, for the LRA, automatically adjusts the driving frequency.

### 7.5.6 Auto Calibration Procedure

The calibration engine requires a number of bits as inputs before the engine can be executed (see Figure 24). When the inputs are configured, the calibration routine can be executed. After calibration execution occurs, the output parameters are written over the specified register locations. Figure 24 shows all of the required inputs and generated outputs. To ensure proper auto-resonance operation, the LRA actuator type requires more input parameters than the ERM. The LRA parameters are ignored when the device is in ERM mode.




Figure 24. Calibration-Engine Functional Diagram

Variation occurs between different actuators even if the actuators are of the same model. To ensure optimal results, TI recommends that the calibration routine be run at least once for each actuator. Having a single set of calibration register values that can be loaded during the system initialization is possible.

## Programming (continued)

The following instructions list the step-by-step register configuration for auto-calibration. For additional details see the [Register Map](#) section.

1. Apply the supply voltage to the DRV2605L-Q1 device, and pull the EN pin high. The supply voltage should allow for adequate drive voltage of the selected actuator.
2. Write a value of 0x07 to register 0x01. This value moves the DRV2605L-Q1 device out of STANDBY and places the MODE[2:0] bits in auto-calibration mode.
3. Populate the input parameters required by the auto-calibration engine:
  - a. ERM\_LRA — selection will depend on desired actuator.
  - b. FB\_BRAKE\_FACTOR[2:0] — A value of 2 is valid for most actuators.
  - c. LOOP\_GAIN[1:0] — A value of 2 is valid for most actuators.
  - d. RATED\_VOLTAGE[7:0] — See the [Rated Voltage Programming](#) section for calculating the correct register value.
  - e. OD\_CLAMP[7:0] — See the [Overdrive Voltage-Clamp Programming](#) section for calculating the correct register value.
  - f. AUTO\_CAL\_TIME[1:0] — A value of 3 is valid for most actuators.
  - g. DRIVE\_TIME[3:0] — See the [Drive-Time Programming](#) for calculating the correct register value.
  - h. SAMPLE\_TIME[1:0] — A value of 3 is valid for most actuators.
  - i. BLANKING\_TIME[3:0] — A value of 1 is valid for most actuators.
  - j. IDISS\_TIME[3:0] — A value of 1 is valid for most actuators.
  - k. ZC\_DET\_TIME[1:0] — A value of 0 is valid for most actuators.
4. Set the GO bit (write 0x01 to register 0x0C) to start the auto-calibration process. When auto calibration is complete, the GO bit automatically clears. The auto-calibration results are written in the respective registers as shown in [Figure 24](#).
5. Check the status of the DIAG\_RESULT bit (in register 0x00) to ensure that the auto-calibration routine is complete without faults.
6. Evaluate system performance with the auto-calibrated settings. Note that the evaluation should occur during the final assembly of the device because the auto-calibration process can affect actuator performance and behavior. If any adjustment is required, the inputs can be modified and this sequence can be repeated. If the performance is satisfactory, the user can do any of the following:
  - a. Repeat the calibration process upon subsequent power ups.
  - b. Store the auto-calibration results in host processor memory and rewrite them to the DRV2605L-Q1 device upon subsequent power ups. The device retains these settings when in STANDBY mode or when the EN pin is low.

## Programming (continued)

### 7.5.7 Waveform Playback Programming

#### 7.5.7.1 Data Formats for Waveform Playback

The DRV2605L-Q1 smart-loop architecture has three modes of operation. Each of the modes can drive either ERM or LRA devices.

1. Open-loop mode
2. Closed-loop mode (unidirectional)
3. Closed-loop mode (bidirectional)

Each mode has different advantages and disadvantages. The DRV2605L-Q1 device brings new cutting-edge actuator control with closed-loop operation around the back-EMF for automatic overdrive and braking. However, some existing haptic implementations already include overdrive and braking that are embedded in the waveform data. Open-loop mode is used to preserve compatibility with such systems.

The following sections show how the input data for each DRV2605L-Q1 interface is translated to the output drive signal.

##### 7.5.7.1.1 Open-Loop Mode

In open-loop mode, the reference level for full-scale drive is set by the OD\_CLAMP[7:0] bit in Register 0x17. A mid-scale input value gives no drive signal, and a less-than mid-scale gives a negative drive value. For an ERM, a negative drive value results in counter-rotation, or braking. For an LRA, a negative drive value results in a 180-degree phase shift in commutation.

The RTP mode has 8 bits of resolution over the I<sup>2</sup>C bus. The RTP data can either be in a signed (2s complement) or unsigned format as defined by the DATA\_FORMAT\_RTP bit.




Figure 25.


## Programming (continued)

### 7.5.7.1.2 Closed-Loop Mode, Unidirectional

In closed-loop unidirectional mode, the DRV2605L-Q1 device provides automatic overdrive and braking for both ERM and LRA actuators. Closed-loop unidirectional mode is the easiest mode to use and understand. Closed-loop unidirectional mode uses the full 8-bit resolution of the driver. Closed-loop unidirectional mode offers the best performance; however, the data format is not physically compatible with the open-loop mode data that can be used in some existing systems.

The reference level for steady-state full-scale drive is set by the `RATED_VOLTAGE[7:0]` bit (when auto-calibration is performed). The output voltage can momentarily exceed the rated voltage for automatic overdrive and braking, but does not exceed the `OD_CLAMP[7:0]` voltage. Braking occurs automatically based on the input signal when the back-EMF feedback determines that braking is necessary.

Because the system is unidirectional in closed-loop unidirectional mode, only unsigned data should be used. The RTP mode has 8 bits of resolution over the I<sup>2</sup>C bus. Setting the `DATA_FORMAT_RTP` bit to 0 (signed) is not recommended for closed-loop unidirectional mode.



**Figure 26.**

#### NOTE

The TS2200 library data is stored in bidirectional format and cannot be used in unidirectional mode.

For the RTP interface, set the `DATA_FORMAT_RTP` bit to 1 (unsigned).


**Programming (continued)**

**7.5.7.1.3 Closed-Loop Mode, Bidirectional**

In closed-loop bidirectional mode, the DRV2605L-Q1 device provides automatic overdrive and braking for both ERM and LRA devices. Closed-loop bidirectional mode preserves compatibility with data created in open-loop signaling by maintaining zero drive-strength at the mid-scale value. When input values less than the mid-scale value are given, the DRV2605L-Q1 device interprets them as the same as the mid-scale with zero drive.

The reference level for steady-state full-scale drive is set by the RATED\_VOLTAGE[7:0] bit (when auto calibration is performed). The output voltage can momentarily exceed the rated voltage for automatic overdrive and braking, but does not exceed the OD\_CLAMP[7:0] voltage. Braking occurs automatically based on the input signal when the back-EMF feedback determines that braking is necessary. Although the Closed-Loop mode preserves compatibility with existing device data formats, it provides closed loop benefits and is the default configuration at power up.

The RTP mode has 8 bits of resolution over the I<sup>2</sup>C bus. The RTP data can either be in signed (2s complement) or unsigned format as defined by the DATA\_FORMAT\_RTP bit.



**Figure 27.**

**NOTE**

Closed-loop bidirectional mode is compatible with all DRV2605L-Q1 interfaces except for TS2200 Library A (with fixed overdrive programming). Library A should only be used in open-loop mode. Libraries B through F (no overdrive) can take advantage of the automatic overdrive and braking of closed-loop bidirectional mode.

## Programming (continued)

### 7.5.7.2 Waveform Setup and Playback

Playback of a haptic effect can occur in multiple ways. Using the PWM mode, RTP mode, audio-to-vibe mode, and analog-input mode can provide the waveform in real time. The waveforms can also be played from the ROM in which case the waveform playback engine is used and the waveform is either played by an internal GO bit (register 0x0C), or by an external trigger.

#### 7.5.7.2.1 Waveform Playback Using RTP Mode

The user can enter the RTP mode by writing the MODE[2:0] bit to 5 in register 0x01. When in RTP mode, the DRV2605L-Q1 device drives the actuator continuously with the amplitude specified in the RTP\_INPUT[7:0] bit (in register 0x02). Because the amplitude tracks the value specified in the RTP\_INPUT[7:0] bit, the I<sup>2</sup>C bus can stream waveforms.

#### 7.5.7.2.2 Waveform Playback Using the Analog-Input Mode

The user can enter the analog-input mode by setting the MODE[2:0] bit to 3 in register 0x01 and by setting the N\_PWM\_ANALOG bit to 1 in register 0x1D. When in analog-input mode, the DRV2605L-Q1 device accepts an analog voltage at the IN/TRIG pin. The DRV2605L-Q1 device drives the actuator continuously in analog-input mode until the user sets the device into STANDBY mode or enters another interface mode. The reference voltage in analog-input mode is 1.8 V. Therefore a 1.8-V reference voltage is interpreted as a 100% input value, a 0.9-V reference voltage is interpreted as 50%, and a 0-V reference voltage is interpreted as 0%. The input value is analogous to the duty-cycle percentage in PWM mode. The interpretation of these percentages varies according to the selected mode of operation. See the [Data Formats for Waveform Playback](#) section for details.

#### 7.5.7.2.3 Waveform Playback Using PWM Mode

The user can enter the PWM mode by setting the MODE[2:0] bit to 3 in register 0x01 and by setting the N\_PWM\_ANALOG bit to 0 in register 0x1D. When in PWM mode, the DRV2605L-Q1 device accepts PWM data at the IN/TRIG pin. The DRV2605L-Q1 device drives the actuator continuously in PWM mode until the user sets the device to STANDBY mode or to enter another interface mode. The interpretation of the duty-cycle information varies according to the selected mode of operation. See the [Data Formats for Waveform Playback](#) section for details.

#### 7.5.7.2.4 Waveform Playback Using Audio-to-Vibe Mode

To take advantage of the audio-to-vibe feature, connect the DRV2605L-Q1 device to a line-out source as shown in [Figure 58](#). The full-scale range of the IN/TRIG pin in the audio-to-vibe mode is 1.8 V<sub>PP</sub>. A 1-μF capacitor is recommended to AC couple the audio source and the IN/TRIG pin. For sources smaller than 1.8 V<sub>PP</sub>, the ATH\_MAX\_INPUT bit in register 0x13 can scale down the input range.

The device enters audio-to-vibe mode when the MODE[2:0] bit is set to 4 in register 0x01 and when the AC\_COUPLE bit in register 0x1B and the N\_PWM\_ANALOG bit in register 0x1D are set to 1. See the [Register Map](#) section for details.


#### 7.5.7.2.5 Waveform Sequencer

If the user uses library effects, the effects must first be loaded into the waveform sequencer, and then the effects can be launched by using any of the trigger options (see the [Waveform Triggers](#) section for details).

The waveform sequencer (see the [Waveform Sequencer \(Address: 0x04 to 0x0B\)](#) section) queues waveform-library identifiers for playback. Eight sequence registers queue up to eight library waveforms for sequential playback. A waveform identifier is an integer value referring to the index position of a waveform in the ROM library. Playback begins at register address 0x04 when the user asserts the GO bit (register 0x0C). When playback of that waveform ends, the waveform sequencer plays the next waveform identifier held in register 0x05, if the next waveform is non-zero. The waveform sequencer continues in this way until the sequencer reaches an identifier value of zero or until all eight identifiers are played (register addresses 0x04 through 0x0B), whichever comes first.

The waveform identifier range is 1 to 123. The MSB of each sequence register can be used to implement a delay between sequence waveforms. When the MSB is high, bits 6-0 indicate the length of the wait time. The wait time for that step then becomes WAV\_FRM\_SEQ[6:0] × 10 ms.

## Programming (continued)



**Figure 28. Waveform Sequencer Programming**

### 7.5.7.2.6 Waveform Triggers

When the waveform sequencer has the effect (or effects) loaded, the waveform sequencer can be triggered by an internal trigger, external trigger (edge), or external trigger (level). To trigger using the internal trigger set the MODE[2:0] bit to 0 in register 0x01. To trigger using the external trigger (edge), set the MODE[2:0] bit to 1 and then follow the trigger instructions listed in the [Edge Trigger](#) section. To trigger using the external trigger (level), set the MODE[2:0] bit to 2 and then follow the trigger instructions listed in the [Level Trigger](#) section.

## 7.6 Register Map

**Table 3. Register Map Overview**

REG NO.	DEFAULT	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0x00	0xE0	DEVICE_ID[2:0]			Reserved	DIAG_RESULT	Reserved	OVER_TEMP	OC_DETECT
0x01	0x40	DEV_RESET	STANDBY	Reserved			MODE[2:0]		
0x02	0x00	RTP_INPUT[7:0]							
0x03	0x01	Reserved			HI_Z	Reserved	LIBRARY_SEL[2]	LIBRARY_SEL[1]	LIBRARY_SEL[0]
0x04	0x01	WAIT1	WAV_FRM_SEQ1[6:0]						
0x05	0x00	WAIT2	WAV_FRM_SEQ2[6:0]						
0x06	0x00	WAIT3	WAV_FRM_SEQ3[6:0]						
0x07	0x00	WAIT4	WAV_FRM_SEQ4[6:0]						
0x08	0x00	WAIT5	WAV_FRM_SEQ5[6:0]						
0x09	0x00	WAIT6	WAV_FRM_SEQ6[6:0]						
0x0A	0x00	WAIT7	WAV_FRM_SEQ7[6:0]						
0x0B	0x00	WAIT8	WAV_FRM_SEQ8[6:0]						
0x0C	0x00	Reserved							GO
0x0D	0x00	ODT[7:0]							
0x0E	0x00	SPT[7:0]							
0x0F	0x00	SNT[7:0]							
0x10	0x00	BRT[7:0]							
0x11	0x05	Reserved			ATH_PEAK_TIME[1:0]		ATH_FILTER[1:0]		
0x12	0x19	ATH_MIN_INPUT[7:0]							
0x13	0xFF	ATH_MAX_INPUT[7:0]							
0x14	0x19	ATH_MIN_DRIVE[7:0]							
0x15	0xFF	ATH_MAX_DRIVE[7:0]							
0x16	0x3E	RATED_VOLTAGE[7:0]							
0x17	0x8C	OD_CLAMP[7:0]							
0x18	0x0C	A_CAL_COMP[7:0]							
0x19	0x6C	A_CAL_BEMF[7:0]							
0x1A	0x36	N_ERM_LRA	FB_BRAKE_FACTOR[2:0]			LOOP_GAIN[1:0]		BEMF_GAIN[1:0]	
0x1B	0x93	STARTUP_BOOST	Reserved	AC_COUPLE	DRIVE_TIME[4:0]				
0x1C	0xF5	BIDIR_INPUT	BRAKE_STABILIZER	SAMPLE_TIME[1:0]		BLANKING_TIME[1:0]		IDISS_TIME[1:0]	
0x1D	0xA0	NG_THRESH[1:0]		ERM_OPEN_LOOP	SUPPLY_COMP_DIS	DATA_FORMAT_RTP	LRA_DRIVE_MODE	N_PWM_ANALOG	LRA_OPEN_LOOP
0x1E	0x20	ZC_DET_TIME[1:0]		AUTO_CAL_TIME[1:0]			Reserved		
0x1F	0x80	AUTO_OL_CNT[1:0]		LRA_AUTO_OPEN_LOOP	PLAYBACK_INTERVAL	BLANKING_TIME[3:2]		IDISS_TIME[3:2]	
0x20	0x33	Reserved	OL_LRA_PERIOD[6:0]						
0x21	0x00	VBAT[7:0]							
0x22	0x00	LRA_PERIOD[7:0]							



**7.6.1 Status (Address: 0x00)**
**Figure 29. Status Register**

7	6	5	4	3	2	1	0
DEVICE_ID[2:0]			Reserved	DIAG_RESULT	Reserved	OVER_TEMP	OC_DETECT
RO-1	RO-1	RO-1		RO-0		RO-0	RO-0

**Table 4. Status Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-5	DEVICE_ID[2:0]	RO	7	<p>Device identifier. The DEVICE_ID bit indicates the part number to the user. The user software can ascertain the device capabilities by reading this register.</p> <p>3: DRV2605 (contains licensed ROM library, does not contain RAM)  4: DRV2604 (contains RAM, does not contain licensed ROM library)  6: DRV2604L (low-voltage version of the DRV2604 device)  7: DRV2605L (low-voltage version of the DRV2605 device)</p>
4	Reserved			
3	DIAG_RESULT	RO	0	<p>This flag stores the result of the auto-calibration routine and the diagnostic routine. The flag contains the result for whichever routine was executed last. The flag clears upon read. Test result is not valid until the GO bit self-clears at the end of the routine.</p> <p>Auto-calibration mode:  0: Auto-calibration passed (optimum result converged)  1: Auto-calibration failed (result did not converge)</p> <p>Diagnostic mode:  0: Actuator is functioning normally  1: Actuator is not present or is shorted, timing out, or giving out-of-range back-EMF</p>
2	Reserved			
1	OVER_TEMP	RO	0	<p>Latching overtemperature detection flag. If the device becomes too hot, it shuts down. This bit clears upon read.</p> <p>0: Device is functioning normally  1: Device has exceeded the temperature threshold</p>
0	OC_DETECT	RO	0	<p>Latching overcurrent detection flag. If the load impedance is below the load-impedance threshold, the device shuts down and periodically attempts to restart until the impedance is above the threshold.</p> <p>0: No overcurrent event is detected  1: Overcurrent event is detected</p>

**7.6.2 Mode (Address: 0x01)**
**Figure 30. Mode Register**

7	6	5	4	3	2	1	0
DEV_RESET	STANDBY	Reserved			MODE[2:0]		
R/W-0	R/W-1				R/W-0		

**Table 5. Mode Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	DEV_RESET	R/W	0	Device reset. Setting this bit performs the equivalent operation of power cycling the device. Any playback operations are immediately interrupted, and all registers are reset to the default values. The DEV_RESET bit self-clears after the reset operation is complete.
6	STANDBY	R/W	1	Software standby mode 0: Device ready 1: Device in software standby
5-3	Reserved			
2-0	MODE	R/W	0	0: Internal trigger Waveforms are fired by setting the GO bit in register 0x0C. 1: External trigger (edge mode) A rising edge on the IN/TRIG pin sets the GO Bit. A second rising edge on the IN/TRIG pin cancels the waveform if the second rising edge occurs before the GO bit has cleared. 2: External trigger (level mode) The GO bit follows the state of the external trigger. A rising edge on the IN/TRIG pin sets the GO bit, and a falling edge sends a cancel. If the GO bit is already in the appropriate state, no change occurs. 3: PWM input and analog input A PWM or analog signal is accepted at the IN/TRIG pin and used as the driving source. The device actively drives the actuator while in this mode. The PWM or analog input selection occurs by using the N_PWM_ANALOG bit. 4: Audio-to-vibe An AC-coupled audio signal is accepted at the IN/TRIG pin. The device converts the audio signal into meaningful haptic vibration. The AC_COUPLE and N_PWM_ANALOG bits should also be set. 5: Real-time playback (RTP mode) The device actively drives the actuator with the contents of the RTP_INPUT[7:0] bit in register 0x02. 6: Diagnostics Set the device in this mode to perform a diagnostic test on the actuator. The user must set the GO bit to start the test. The test is complete when the GO bit self-clears. Results are stored in the DIAG_RESULT bit in register 0x00. 7: Auto calibration Set the device in this mode to auto calibrate the device for the actuator. Before starting the calibration, the user must set the all required input parameters. The user must set the GO bit to start the calibration. Calibration is complete when the GO bit self-clears. For more information see the <a href="#">Auto Calibration Procedure</a> section.

### 7.6.3 Real-Time Playback Input (Address: 0x02)

**Figure 31. Real-Time Playback Input Register**

7	6	5	4	3	2	1	0
RTP_INPUT[7:0]							
R/W-0							

**Table 6. Real-Time Playback Input Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	RTP_INPUT[7:0]	R/W	0	This field is the entry point for real-time playback (RTP) data. The DRV2605L-Q1 playback engine drives the RTP_INPUT[7:0] value to the load when MODE[2:0] = 5 (RTP mode). The RTP_INPUT[7:0] value can be updated in real-time by the host controller to create haptic waveforms. The RTP_INPUT[7:0] value is interpreted as signed by default, but can be set to unsigned by the DATA_FORMAT_RTP bit in register 0x1D. When the haptic waveform is complete, the user can idle the device by setting MODE[2:0] = 0, or alternatively by setting STANDBY = 1.

### 7.6.4 (Address: 0x03)

**Figure 32. Register**

7	6	5	4	3	2	1	0
Reserved			HI_Z	Reserved	LIBRARY_SEL[2:0]		
R/W-0			R/W-0	R/W-0	R/W-0	R/W-1	

**Table 7. Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-5	Reserved			
4	HI_Z	R/W	0	This bit sets the output driver into a true high-impedance state. The device must be enabled to go into the high-impedance state. When in hardware shutdown or standby mode, the output drivers have 15 kΩ to ground. When the HI_Z bit is asserted, the hi-Z functionality takes effect immediately, even if a transaction is taking place.
3	Reserved			
2-0	LIBRARY_SEL	R/W	1	Waveform library selection value. This bit determines which library the playback engine selects when the GO bit is set. For additional details on the ERM libraries see the <a href="#">Table 1</a> section. <ul style="list-style-type: none"> <li>0: Empty</li> <li>1: TS2200 Library A</li> <li>2: TS2200 Library B</li> <li>3: TS2200 Library C</li> <li>4: TS2200 Library D</li> <li>5: TS2200 Library E</li> <li>6: LRA Library</li> <li>7: TS2200 Library F</li> </ul>

**7.6.5 Waveform Sequencer (Address: 0x04 to 0x0B)**
**Figure 33. Waveform Sequencer Register**

7	6	5	4	3	2	1	0
WAIT	WAV_FRM_SEQ[6:0]						
R/W-0	R/W-0						

**Table 8. Waveform Sequencer Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	WAIT	R/W	0	When this bit is set, the WAV_FRM_SEQ[6:0] bit is interpreted as a <i>wait time</i> in which the playback engine idles. This bit is used to insert timed delays between sequentially played waveforms.  Delay time = 10 ms × WAV_FRM_SEQ[6:0]  If WAIT = 0, then WAV_FRM_SEQ[6:0] is interpreted as a waveform identifier for sequence playback.
6-0	WAV_FRM_SEQ	R/W	0	Waveform sequence value. This bit holds the waveform identifier of the waveform to be played. A waveform identifier is an integer value referring to the index position of a waveform in a ROM library. Playback begins at register address 0x04 when the user asserts the GO bit (register 0x0C). When playback of that waveform ends, the waveform sequencer plays the next waveform identifier held in register 0x05, if the next waveform identifier is non-zero. The waveform sequencer continues in this way until the sequencer reaches an identifier value of zero, or all eight identifiers are played (register addresses 0x04 through 0x0B), whichever comes first.

**7.6.6 GO (Address: 0x0C)**
**Figure 34. GO Register**

7	6	5	4	3	2	1	0
Reserved							GO
							R/W-0

**Table 9. GO Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-1	Reserved			
0	GO	R/W	0	This bit is used to fire processes in the DRV2605L-Q1 device. The process fired by the GO bit is selected by the MODE[2:0] bit (register 0x01). The primary function of this bit is to fire playback of the waveform identifiers in the waveform sequencer (registers 0x04 to 0x0B), in which case, this bit can be thought of a <i>software trigger</i> for haptic waveforms. The GO bit remains high until the playback of the haptic waveform sequence is complete. Clearing the GO bit during waveform playback cancels the waveform sequence. Using one of the external trigger modes can cause the GO bit to be set or cleared by the external trigger pin. This bit can also be used to fire the auto-calibration process or the diagnostic process.

### 7.6.7 Overdrive Time Offset (Address: 0x0D)

**Figure 35. Overdrive Time Offset Register**

7	6	5	4	3	2	1	0
ODT[7:0]							
R/W-0							

**Table 10. Overdrive Time Offset Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	ODT	R/W	0	<p>This bit adds a time offset to the overdrive portion of the library waveforms. Some motors require more overdrive time than others, therefore this register allows the user to add or remove overdrive time from the library waveforms. The maximum voltage value in the library waveform is automatically determined to be the overdrive portion. This register is only useful in open-loop mode. Overdrive is automatic for closed-loop mode. The offset is interpreted as 2s complement, therefore the time offset can be positive or negative.</p> <p style="text-align: right;">Overdrive Time Offset (ms) = ODT[7:0] × PLAYBACK_INTERVAL</p>

### 7.6.8 Sustain Time Offset, Positive (Address: 0x0E)

**Figure 36. Sustain Time Offset, Positive Register**

7	6	5	4	3	2	1	0
SPT[7:0]							
R/W-0							

**Table 11. Sustain Time Offset, Positive Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	SPT	R/W	0	<p>This bit adds a time offset to the positive sustain portion of the library waveforms. Some motors have a faster or slower response time than others, therefore this register allows the user to add or remove positive sustain time from the library waveforms. Any positive voltage value other than the overdrive portion is considered as a sustain positive value. The offset is interpreted as 2s complement, therefore the time offset can positive or negative.</p> <p style="text-align: right;">Sustain-Time Positive Offset (ms) = SPT[7:0] × PLAYBACK_INTERVAL</p>

**7.6.9 Sustain Time Offset, Negative (Address: 0x0F)**
**Figure 37. Sustain Time Offset, Negative Register**

7	6	5	4	3	2	1	0
SNT[7:0]							
R/W-0							

**Table 12. Sustain Time Offset, Negative Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	SNT	R/W	0	<p>This bit adds a time offset to the negative sustain portion of the library waveforms. Some motors have a faster or slower response time than others, therefore this register allows the user to add or remove negative sustain time from the library waveforms. Any negative voltage value other than the overdrive portion is considered as a sustaining negative value. The offset is interpreted as two's complement, therefore the time offset can be positive or negative.</p> <p style="text-align: right;">Sustain-Time Negative Offset (ms) = SNT[7:0] × PLAYBACK_INTERVAL</p>

**7.6.10 Brake Time Offset (Address: 0x10)**
**Figure 38. Brake Time Offset Register**

7	6	5	4	3	2	1	0
BRT[7:0]							
R/W-0							

**Table 13. Brake Time Offset Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	BRT	R/W	0	<p>This bit adds a time offset to the braking portion of the library waveforms. Some motors require more braking time than others, therefore this register allows the user to add or take away brake time from the library waveforms. The most negative voltage value in the library waveform is automatically determined to be the braking portion. This register is only useful in open-loop mode. Braking is automatic for closed-loop mode. The offset is interpreted as 2s complement, therefore the time offset can be positive or negative.</p> <p style="text-align: right;">Brake Time Offset (ms) = BRT[7:0] × PLAYBACK_INTERVAL</p>

7.6.11 Audio-to-Vibe Control (Address: 0x11)

Figure 39. Audio-to-Vibe Control Register

7	6	5	4	3	2	1	0
Reserved			ATH_PEAK_TIME[1:0]		ATH_FILTER[1:0]		
			R/W-0	R/W-1	R/W-0	R/W-1	

Table 14. Audio-to-Vibe Control Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-4	Reserved			
3-2	ATH_PEAK_TIME[1:0]	R/W	1	This bit sets the peak detection time for the audio-to-vibe signal path: 0: 10 ms 1: 20 ms 2: 30 ms 3: 40 ms
1-0	ATH_FILTER[1:0]	R/W	1	This bit sets the low-pass filter frequency for the audio-to-vibe signal path: 0: 100 Hz 1: 125 Hz 2: 150 Hz 3: 200 Hz

7.6.12 Audio-to-Vibe Minimum Input Level (Address: 0x12)

Figure 40. Audio-to-Vibe Minimum Input Level Register

7	6	5	4	3	2	1	0
ATH_MIN_INPUT[7:0]							
R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 15. Audio-to-Vibe Minimum Input Level Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	ATH_MIN_INPUT[7:0]	R/W	0x19	This bit sets the minimum voltage level at the IN/TRIG pin that is detected by the audio-to-vibe engine. Levels below this are ignored.  ATH_MIN_INPUT Voltage (V <sub>PP</sub> ) = ATH_MIN_INPUT[7:0] × 1.8 V / 255

7.6.13 Audio-to-Vibe Maximum Input Level (Address: 0x13)

Figure 41. Audio-to-Vibe Maximum Input Level Register

7	6	5	4	3	2	1	0
ATH_MAX_INPUT[7:0]							
R/W-1							

Table 16. Audio-to-Vibe Maximum Input Level Register Field Descriptions

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	ATH_MAX_INPUT[7:0]	R/W	0xFF	This bit sets the full-scale voltage level at the IN/TRIG pin for audio-to-vibe mode.  ATH_MAX_INPUT Voltage (V <sub>PP</sub> ) = ATH_MAX_INPUT[7:0] × 1.8 V / 255

7.6.14 Audio-to-Vibe Minimum Output Drive (Address: 0x14)

**Figure 42. Audio-to-Vibe Minimum Output Drive Register**

7	6	5	4	3	2	1	0
ATH_MIN_DRIVE[7:0]							
R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1

**Table 17. Audio-to-Vibe Minimum Output Drive Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	ATH_MIN_DRIVE[7:0]	R/W	0x19	This bit sets the minimum output level that is applied to the actuator drive engine. $\text{ATH\_MIN\_DRIVE (\%)} = \text{ATH\_MIN\_DRIVE}[7:0] / 255 \times 100\%$

**7.6.15 Audio-to-Vibe Maximum Output Drive (Address: 0x15)**
**Figure 43. Audio-to-Vibe Maximum Output Drive Register**

7	6	5	4	3	2	1	0
ATH_MAX_DRIVE[7:0]							
R/W-1							

**Table 18. Audio-to-Vibe Maximum Output Drive Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	ATH_MAX_DRIVE[7:0]	R/W	0xFF	This bit sets the maximum output level that is applied to the actuator drive engine. $\text{ATH\_MAX\_DRIVE (\%)} = \text{ATH\_MAX\_DRIVE}[7:0] / 255 \times 100\%$



### 7.6.16 Rated Voltage (Address: 0x16)

**Figure 44. Rated Voltage Register**

7	6	5	4	3	2	1	0
RATED_VOLTAGE[7:0]							
R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0

**Table 19. Rated Voltage Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	RATED_VOLTAGE[7:0]	R/W	0x3E	This bit sets the reference voltage for full-scale output during closed-loop operation. The auto-calibration routine uses this register as an input, therefore this register must be written with the rated voltage value of the motor before calibration is performed. This register is ignored for open-loop operation because the overdrive voltage sets the reference for that case. Any modification of this register value should be followed by calibration to set A_CAL_BEMF appropriately. See the <a href="#">Rated Voltage Programming</a> section for calculating the correct register value.

### 7.6.17 Overdrive Clamp Voltage (Address: 0x17)

**Figure 45. Overdrive Clamp Voltage Register**

7	6	5	4	3	2	1	0
OD_CLAMP[7:0]							
R/W-1	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0

**Table 20. Overdrive Clamp Voltage Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	OD_CLAMP[7:0]	R/W	0x8C	During closed-loop operation the actuator feedback allows the output voltage to go above the rated voltage during the automatic overdrive and automatic braking periods. This register sets a clamp so that the automatic overdrive is bounded. This bit also serves as the full-scale reference voltage for open-loop operation. See the <a href="#">Overdrive Voltage-Clamp Programming</a> section for calculating the correct register value.

### 7.6.18 Auto-Calibration Compensation Result (Address: 0x18)

**Figure 46. Auto-Calibration Compensation-Result Register**

7	6	5	4	3	2	1	0
A_CAL_COMP[7:0]							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0

**Table 21. Auto-Calibration Compensation-Result Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	A_CAL_COMP[7:0]	R/W	0x0C	This register contains the voltage-compensation result after execution of auto calibration. The value stored in the A_CAL_COMP bit compensates for any resistive losses in the driver. The calibration routine checks the impedance of the actuator to automatically determine an appropriate value. The auto-calibration compensation-result value is multiplied by the drive gain during playback.  Auto-calibration compensation coefficient = $1 + A\_CAL\_COMP[7:0] / 255$

**7.6.19 Auto-Calibration Back-EMF Result (Address: 0x19)**
**Figure 47. Auto-Calibration Back-EMF Result Register**

7	6	5	4	3	2	1	0
A_CAL_BEMF[7:0]							
R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1

**Table 22. Auto-Calibration Back-EMF Result Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	A_CAL_BEMF[7:0]	R/W	0x6F	<p>This register contains the rated back-EMF result after execution of auto calibration. The A_CAL_BEMF[7:0] bit is the level of back-EMF voltage that the actuator gives when the actuator is driven at the rated voltage. The DRV2605L-Q1 playback engine uses this the value stored in this bit to automatically determine the appropriate feedback gain for closed-loop operation.</p> <p style="text-align: center;">Auto-calibration back-EMF (V) = (A_CAL_BEMF[7:0] / 255) × 1.22 V / BEMF_GAIN[1:0]</p>

**7.6.20 Feedback Control (Address: 0x1A)**
**Figure 48. Feedback Control Register**

7	6	5	4	3	2	1	0
N_ERM_LRA	FB_BRAKE_FACTOR[2:0]			LOOP_GAIN[1:0]		BEMF_GAIN[1:0]	
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0

**Table 23. Feedback Control Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	N_ERM_LRA	R/W	0	<p>This bit sets the DRV2605L-Q1 device in ERM or LRA mode. This bit should be set prior to running auto calibration.</p> <p>0: ERM Mode 1: LRA Mode</p>
6-4	FB_BRAKE_FACTOR[2:0]	R/W	3	<p>This bit selects the feedback gain ratio between braking gain and driving gain. In general, adding additional feedback gain while braking is desirable so that the actuator brakes as quickly as possible. Large ratios provide less-stable operation than lower ones. The advanced user can select to optimize this register. Otherwise, the default value should provide good performance for most actuators. This value should be set prior to running auto calibration.</p> <p>0: 1x 1: 2x 2: 3x 3: 4x 4: 6x 5: 8x 6: 16x 7: Braking disabled</p>
3-2	LOOP_GAIN[1:0]	R/W	1	<p>This bit selects a loop gain for the feedback control. The LOOP_GAIN[1:0] bit sets how fast the loop attempts to make the back-EMF (and thus motor velocity) match the input signal level. Higher loop-gain (faster settling) options provide less-stable operation than lower loop gain (slower settling). The advanced user can select to optimize this register. Otherwise, the default value should provide good performance for most actuators. This value should be set prior to running auto calibration.</p> <p>0: Low 1: Medium (default) 2: High 3: Very High</p>
1-0	BEMF_GAIN[1:0]	R/W	2	<p>This bit sets the analog gain of the back-EMF amplifier. This value is interpreted differently between ERM mode and LRA mode. Auto calibration automatically populates the BEMF_GAIN bit with the most appropriate value for the actuator.</p>

**7.6.21 Control1 (Address: 0x1B)**
**Figure 49. Control1 Register**

7	6	5	4	3	2	1	0
STARTUP_BOOST	Reserved	AC_COUPLE	DRIVE_TIME[4:0]				
R/W-1		R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-1

**Table 24. Control1 Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	STARTUP_BOOST	R/W	1	This bit applies higher loop gain during overdrive to enhance actuator transient response.
6	Reserved			
5	AC_COUPLE	R/W	0	<p>This bit applies a 0.9-V common mode voltage to the IN/TRIG pin when an AC-coupling capacitor is used. This bit is only useful for analog input mode. This bit should not be asserted for PWM mode or external trigger mode.</p> <p>0: Common-mode drive disabled for DC-coupling or digital inputs modes 1: Common-mode drive enabled for AC coupling</p>
4-0	DRIVE_TIME[4:0]	R/W	0x13	<p><b>LRA Mode:</b> Sets initial <i>guess</i> for LRA drive-time in LRA mode. Drive time is automatically adjusted for optimum drive in real time; however, this register should be optimized for the approximate LRA frequency. If the bit is set too low, it can affect the actuator startup time. If the bit is set too high, it can cause instability.</p> <p>Optimum drive time (ms) <math>\approx 0.5 \times</math> LRA Period Drive time (ms) = DRIVE_TIME[4:0] <math>\times 0.1</math> ms + 0.5 ms</p> <p><b>ERM Mode:</b> Sets the sample rate for the back-EMF detection. Lower drive times cause higher peak-to-average ratios in the output signal, requiring more supply headroom. Higher drive times cause the feedback to react at a slower rate.</p> <p>Drive Time (ms) = DRIVE_TIME[4:0] <math>\times 0.2</math> ms + 1 ms</p>

**7.6.22 Control2 (Address: 0x1C)**
**Figure 50. Control2 Register**

7	6	5	4	3	2	1	0
BIDIR_INPUT	BRAKE_STABILIZE R	SAMPLE_TIME[1:0]		BLANKING_TIME[1:0]		IDISS_TIME[1:0]	
R/W-1	R/W-1	R/W-1		R/W-0	R/W-1	R/W-0	R/W-1

**Table 25. Control2 Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	BIDIR_INPUT	R/W	1	<p>The BIDIR_INPUT bit selects how the engine interprets data.</p> <p>0: Unidirectional input mode</p> <p>Braking is automatically determined by the feedback conditions and is applied when required. Use of this mode also recovers an additional bit of vertical resolution. This mode should only be used for closed-loop operation.</p> <p><b>Examples::</b></p> <p>0% Input ? No output signal</p> <p>50% Input ? Half-scale output signal</p> <p>100% Input ? Full-scale output signal</p> <p>1: Bidirectional input mode (default)</p> <p>This mode is compatible with traditional open-loop signaling and also works well with closed-loop mode. When operating closed-loop, braking is automatically determined by the feedback conditions and applied when required. When operating open-loop modes, braking is only applied when the input signal is less than 50%.</p> <p><b>Open-loop mode (ERM and LRA) examples:</b></p> <p>0% Input ? Negative full-scale output signal (braking)</p> <p>25% Input ? Negative half-scale output signal (braking)</p> <p>50% Input ? No output signal</p> <p>75% Input ? Positive half-scale output signal</p> <p>100% Input ? Positive full-scale output signal</p> <p><b>Closed-loop mode (ERM and LRA) examples:</b></p> <p>0% to 50% Input ? No output signal</p> <p>50% Input ? No output signal</p> <p>75% Input ? Half-scale output signal</p> <p>100% Input ? Full-scale output signal</p>
6	BRAKE_STABILIZER	R/W	1	<p>When this bit is set, loop gain is reduced when braking is almost complete to improve loop stability</p>
5-4	SAMPLE_TIME[1:0]	R/W	1	<p>LRA auto-resonance sampling time (Advanced use only)</p> <p>0: 150 <math>\mu</math>s</p> <p>1: 200 <math>\mu</math>s</p> <p>2: 250 <math>\mu</math>s</p> <p>3: 300 <math>\mu</math>s</p>

**Table 25. Control2 Register Field Descriptions (continued)**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
3-2	BLANKING_TIME[1:0]	R/W	2	<p>Blanking time before the back-EMF AD makes a conversion. (Advanced use only)</p> <p>Blanking time for LRA has an additional 2 bits (BLANKING_TIME[3:2]) located in register 0x1F. Depending on the status of N_ERM_LRA the blanking time represents different values.</p> <p>N_ERM_LRA = 0 (ERM mode)</p> <ul style="list-style-type: none"> <li>0: 45 <math>\mu</math>s</li> <li>1: 75 <math>\mu</math>s</li> <li>2: 150 <math>\mu</math>s</li> <li>3: 225 <math>\mu</math>s</li> </ul> <p>N_ERM_LRA = 1(LRA mode)</p> <ul style="list-style-type: none"> <li>0: 15 <math>\mu</math>s</li> <li>1: 25 <math>\mu</math>s</li> <li>2: 50 <math>\mu</math>s</li> <li>3: 75 <math>\mu</math>s</li> <li>4: 90 <math>\mu</math>s</li> <li>5: 105 <math>\mu</math>s</li> <li>6: 120 <math>\mu</math>s</li> <li>7: 135 <math>\mu</math>s</li> <li>8: 150 <math>\mu</math>s</li> <li>9: 165 <math>\mu</math>s</li> <li>10: 180 <math>\mu</math>s</li> <li>11: 195 <math>\mu</math>s</li> <li>12: 210 <math>\mu</math>s</li> <li>13: 235 <math>\mu</math>s</li> <li>14: 260 <math>\mu</math>s</li> <li>15: 285 <math>\mu</math>s</li> </ul>

**Table 25. Control2 Register Field Descriptions (continued)**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
1-0	IDISS_TIME[1:0]	R/W	2	<p>Current dissipation time. This bit is the time allowed for the current to dissipate from the actuator between PWM cycles for flyback mitigation. (Advanced use only)</p> <p>the current dissipation time for LRA has an additional 2 bits (IDISS_TIME[3:2]) located in register 0x1F. Depending on the status of N_ERM_LRA the idiss time represents different values</p> <p style="padding-left: 20px;">N_ERM_LRA = 0 (ERM mode)</p> <p style="padding-left: 40px;">0: 45 <math>\mu</math>s</p> <p style="padding-left: 40px;">1: 75 <math>\mu</math>s</p> <p style="padding-left: 40px;">2: 150 <math>\mu</math>s</p> <p style="padding-left: 40px;">3: 225 <math>\mu</math>s</p> <p style="padding-left: 20px;">N_ERM_LRA = 1(LRA mode)</p> <p style="padding-left: 40px;">0: 15 <math>\mu</math>s</p> <p style="padding-left: 40px;">1: 25 <math>\mu</math>s</p> <p style="padding-left: 40px;">2: 50 <math>\mu</math>s</p> <p style="padding-left: 40px;">3: 75 <math>\mu</math>s</p> <p style="padding-left: 40px;">4: 90 <math>\mu</math>s</p> <p style="padding-left: 40px;">5: 105 <math>\mu</math>s</p> <p style="padding-left: 40px;">6: 120 <math>\mu</math>s</p> <p style="padding-left: 40px;">7: 135 <math>\mu</math>s</p> <p style="padding-left: 40px;">8: 150 <math>\mu</math>s</p> <p style="padding-left: 40px;">9: 165 <math>\mu</math>s</p> <p style="padding-left: 40px;">10: 180 <math>\mu</math>s</p> <p style="padding-left: 40px;">11: 195 <math>\mu</math>s</p> <p style="padding-left: 40px;">12: 210 <math>\mu</math>s</p> <p style="padding-left: 40px;">13: 235 <math>\mu</math>s</p> <p style="padding-left: 40px;">14: 260 <math>\mu</math>s</p> <p style="padding-left: 40px;">15: 285 <math>\mu</math>s</p>

**7.6.23 Control3 (Address: 0x1D)**
**Figure 51. Control3 Register**

7	6	5	4	3	2	1	0
NG_THRESH[1:0]		ERM_OPEN_LOOP	SUPPLY_COMP_DIS	DATA_FORMAT RTP	LRA_DRIVE_MODE	N_PWM_ANALOG	LRA_OPEN_LOOP
R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

**Table 26. Control3 Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-6	NG_THRESH[1:0]	R/W	2	<p>This bit is the noise-gate threshold for PWM and analog inputs.</p> <p>0: Disabled</p> <p>1: 2%</p> <p>2: 4% (Default)</p> <p>3: 8%</p>
5	ERM_OPEN_LOOP	R/W	1	<p>This bit selects mode of operation while in ERM mode. Closed-loop operation is usually desired for because of automatic overdrive and braking properties. However, many existing waveform libraries were designed for open-loop operation, therefore open-loop operation can be required for compatibility.</p> <p>0: Closed Loop</p> <p>1: Open Loop</p>
4	SUPPLY_COMP_DIS	R/W	0	<p>This bit disables supply compensation. The DRV2605L-Q1 device generally provides constant drive output over variation in the power supply input (<math>V_{DD}</math>). In some systems, supply compensation can have already been implemented upstream, therefore disabling the DRV2605L-Q1 supply compensation can be useful.</p> <p>0: Supply compensation enabled</p> <p>1: Supply compensation disabled</p>
3	DATA_FORMAT RTP	R/W	0	<p>This bit selects the input data interpretation for RTP (Real-Time Playback) mode.</p> <p>0: Signed</p> <p>1: Unsigned</p>
2	LRA_DRIVE_MODE	R/W	0	<p>This bit selects the drive mode for the LRA algorithm. This bit determines how often the drive amplitude is updated. Updating once per cycle provides a symmetrical output signal, while updating twice per cycle provides more precise control.</p> <p>0: Once per cycle</p> <p>1: Twice per cycle</p>
1	N_PWM_ANALOG	R/W	0	<p>This bit selects the input mode for the IN/TRIG pin when MODE[2:0] = 3. In PWM input mode, the duty cycle of the input signal determines the amplitude of the waveform. In analog input mode, the amplitude of the input determines the amplitude of the waveform.</p> <p>0: PWM Input</p> <p>1: Analog Input</p>
0	LRA_OPEN_LOOP	R/W	0	<p>This bit selects an open-loop drive option for LRA Mode. When asserted, the playback engine drives the LRA at the selected frequency independently of the resonance frequency. In PWM input mode, the playback engine recovers the LRA commutation frequency from the PWM input, dividing the frequency by 128. Therefore the PWM input frequency must be equal to 128 times the resonant frequency of the LRA.</p> <p>In RTP, ROM and audio-to-vibe mode, the frequency is set by the OL_LRA_PERIOD[6:0] bit. Open-loop mode is not supported if analog input mode is selected.</p> <p>0: Auto-resonance mode</p> <p>1: LRA open-loop mode</p>



**7.6.24 Control4 (Address: 0x1E)**
**Figure 52. Control4 Register**

7	6	5	4	3	2	1	0
ZC_DET_TIME[1]	ZC_DET_TIME[0]	AUTO_CAL_TIME[1:0]		Reserved			
R/W-0	R/W-0	R/W-1	R/W-0				

**Table 27. Control4 Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-6	ZC_DET_TIME[1:0]	R/W	0	<p>This bit sets the minimum length of time devoted for detecting a zero crossing (advanced use only).</p> <p>0: 100 <math>\mu</math>s  1: 200 <math>\mu</math>s  2: 300 <math>\mu</math>s  3: 390 <math>\mu</math>s</p>
5-4	AUTO_CAL_TIME[1:0]	R/W	2	<p>This bit sets the length of the auto calibration time. The AUTO_CAL_TIME[1:0] bit should be enough time for the motor acceleration to settle when driven at the RATED_VOLTAGE[7:0] value.</p> <p>0: 150 ms (minimum), 350 ms (maximum)  1: 250 ms (minimum), 450 ms (maximum)  2: 500 ms (minimum), 700 ms (maximum)  3: 1000 ms (minimum), 1200 ms (maximum)</p>
3-0	Reserved			

**7.6.25 Control5 (Address: 0x1F)**
**Figure 53. Control5 Register**

7	6	5	4	3	2	1	0
AUTO_OL_CNT[1:0]		LRA_AUTO_OPEN_LOOP	PLAYBACK_INTER_VAL	BLANKING_TIME[3:2]		IDISS_TIME[3:2]	
R/W-1		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

**Table 28. Control5 Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-6	AUTO_OL_CNT[1:0]	R/W	2	This bit selects number of cycles required to attempt synchronization before transitioning to open loop when the LRA_AUTO_OPEN_LOOP bit is asserted, 0: 3 attempts 1: 4 attempts 2: 5 attempts 3: 6 attempts
5	LRA_AUTO_OPEN_LOOP	R/W	0	This bit selects the automatic transition to open-loop drive when a back-EMF signal is not detected (LRA only). 0: Never transitions to open loop 1: Automatically transitions to open loop
4	PLAYBACK_INTERVAL	R/W	0	This bit selects the memory playback interval. 0: 5 ms 1: 1 ms
3-2	BLANKING_TIME[3:2]	R/W	0	This bit sets the MSB for the BLANKING_TIME[3:0]. See the BLANKING_TIME[3:0] bit in the <a href="#">Control2 (Address: 0x1C)</a> section for details. Advanced use only.
1-0	IDISS_TIME[3:2]	R/W	0	This bit sets the MSB for IDISS_TIME[3:0]. See the IDISS_TIME[1:0] bit in the <a href="#">Control2 (Address: 0x1C)</a> section for details. Advanced use only.

**7.6.26 LRA Open Loop Period (Address: 0x20)**
**Figure 54. LRA Open Loop Period Register**

7	6	5	4	3	2	1	0
Reserved		OL_LRA_PERIOD[6:0]					
R/W-0							

**Table 29. LRA Open Loop Period Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	OL_LRA_PERIOD[6:0]	R/W	0	This bit sets the period to be used for driving an LRA when open-loop mode is selected. $\text{LRA open-loop period } (\mu\text{s}) = \text{OL\_LRA\_PERIOD}[6:0] \times 98.46 \mu\text{s}$

**7.6.27 V<sub>(BAT)</sub> Voltage Monitor (Address: 0x21)**
**Figure 55. V<sub>(BAT)</sub> Voltage-Monitor Register**

7	6	5	4	3	2	1	0
VBAT[7:0]							
R/W-0							

**Table 30. V<sub>(BAT)</sub> Voltage-Monitor Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	VBAT[7:0]	R/W	0	This bit provides a real-time reading of the supply voltage at the V <sub>DD</sub> pin. The device must be actively sending a waveform to take a reading.  $V_{DD} (V) = VBAT[7:0] \times 5.6V / 255$

**7.6.28 LRA Resonance Period (Address: 0x22)**
**Figure 56. LRA Resonance-Period Register**

7	6	5	4	3	2	1	0
LRA_PERIOD[7:0]							
R/W-0							

**Table 31. LRA Resonance-Period Register Field Descriptions**

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7-0	LRA_PERIOD[7:0]	R/W	0	This bit reports the measurement of the LRA resonance period. The device must be actively sending a waveform to take a reading.  $LRA \text{ period (us)} = LRA\_Period[7:0] \times 98.46 \mu s$

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information


The typical application for a haptic driver is in a touch-enabled system that already has an application processor which makes the decision on when to execute haptic effects.

The DRV2605L-Q1 device can be used fully with I<sup>2</sup>C communications (either using RTP or the memory interface). A system designer can choose to use external triggers to play low-latency effects (such as from a physical button) or can decide to use the PWM interface. Figure 57 shows a typical haptic system implementation. The system designer should not use the internal regulator (REG) to power any external load.

A system designer can also implement audio-to-vibe. Figure 58 shows a typical haptic system implementation supporting audio-to-vibe.



**Figure 57. I<sup>2</sup>C Control with Optional PWM Input or External Trigger**



**Figure 58. I<sup>2</sup>C Control With Audio-to-Vibe Input and Optional AC Coupling**

**Table 32. Recommended External Components**

COMPONENT	DESCRIPTION	SPECIFICATION	TYPICAL VALUE
C <sub>(VDD)</sub>	Input capacitor	Capacitance	0.1 μF
C <sub>(REG)</sub>	Regulator capacitor	Capacitance	1 μF
C <sub>(IN)</sub>	AC coupling capacitor (optional)	Capacitance	1 μF
R <sub>(PU)</sub>	Pullup resistor	Resistance	2.2 kΩ

## 8.2 Typical Application

A typical application of the DRV2605L-Q1 device is in a system that has external buttons which fire different haptic effects when pressed. Figure 59 shows a typical schematic of such a system. The buttons can be physical buttons, capacitive-touch buttons, or GPIO signals coming from the touch-screen system.

Effects in this type of system are programmable.




Figure 59. Typical Application Schematic

### 8.2.1 Design Requirements

For this design example, use the values listed in Table 33 as the input parameters.

Table 33. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Interface	I <sup>2</sup> C, external trigger
Actuator type	LRA, ERM
Input power source	Li-ion/Li-polymer, 5-V boost


### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Actuator Selection

The actuator decision is based on many factors including cost, form factor, vibration strength, power-consumption requirements, haptic sharpness requirements, reliability, and audible noise performance. The actuator selection is one of the most important design considerations of a haptic system and therefore the actuator should be the first component to consider when designing the system. The following sections list the basics of ERM and LRA actuators.

##### 8.2.2.1.1 Eccentric Rotating-Mass Motors (ERM)


Eccentric rotating-mass motors (ERMs) are typically DC-controlled motors of the bar or coin type. ERMs can be driven in the clockwise direction or counter-clockwise direction depending on the polarity of voltage across the two pins. Bidirectional drive is made possible in a single-supply system by differential outputs that are capable of sourcing and sinking current. The bidirectional drive feature helps eliminate long vibration tails which are undesirable in haptic feedback systems.


**Figure 60. Motor Spin Direction in ERM Motors**

Another common approach to driving DC motors is the concept of overdrive voltage. To overcome the inertia of the mass of the motor, the DC motors are often *overdriven* for a short amount of time before returning to the rated voltage of the motor to sustain the rotation of the motor. Overdrive is also used to stop (or brake) a motor quickly. Refer to the data sheet of the particular motor used with the DRV2605L-Q1 device for safe and reliable overdrive voltage and duration.

#### 8.2.2.1.2 Linear Resonance Actuators (LRA)

Linear resonant actuators (LRAs) vibrate optimally at the resonant frequency. LRAs have a high-Q frequency response because of a rapid drop in vibration performance at the offsets of 3 to 5 Hz from the resonant frequency. Many factors also cause a shift or drift in the resonant frequency of the actuator such as temperature, aging, the mass of the product to which the LRA is mounted, and in the case of a portable product, the manner in which the product is held. Furthermore, as the actuator is driven to the maximum allowed voltage, many LRAs will shift several hertz in frequency because of mechanical compression. All of these factors make a real-time tracking auto-resonant algorithm critical when driving LRA to achieve consistent, optimized performance.


**Figure 61. Typical LRA Response**

#### 8.2.2.1.2.1 Auto-Resonance Engine for LRA

The DRV2605L-Q1 auto-resonance engine tracks the resonant frequency of an LRA in real time effectively locking into the resonance frequency after half a cycle. If the resonant frequency shifts in the middle of a waveform for any reason, the engine tracks the frequency from cycle to cycle. The auto resonance engine accomplishes this tracking by constantly monitoring the back-EMF of the actuator. Note that the auto resonance engine is not affected by the auto-calibration process which is only used for level calibration. No calibration is required for the auto resonance engine.

#### 8.2.2.2 Capacitor Selection

The DRV2605L-Q1 device has a switching output stage which pulls transient currents through the  $V_{DD}$  pin. TI recommends placing a 0.1- $\mu$ F low equivalent-series-resistance (ESR) supply-bypass capacitor of the X5R or X7R type near the  $V_{DD}$  supply pin for proper operation of the output driver and the digital portion of the device. Place a 1- $\mu$ F X5R or X7R-type capacitor from the REG pin to ground.

**8.2.2.3 Interface Selection**


The I<sup>2</sup>C interface is required to configure the device. The device can be used fully with the I<sup>2</sup>C interface and with either RTP or internal memory. The advantage of using the I<sup>2</sup>C interface is that no additional GPIO (for the IN/TRIG pin) is required for firing effects, and no PWM signal is required to be generated. Therefore the IN/TRIG pin can be connected to GND. Using the external trigger pin has the advantage that no I<sup>2</sup>C transaction is required to fire the pre-loaded effect, which is a good choice for interfacing with a button. The PWM interface is available for backward compatibility. If audio-to-vibe is desired, then use C<sub>(IN)</sub> as shown in Figure 58.

**8.2.2.4 Power Supply Selection**

The DRV2605L-Q1 device supports a wide range of voltages in the input. Ensuring that the battery voltage is high enough to support the desired vibration strength with the selected actuator is an important design consideration. The typical application uses Li-ion or Li-polymer batteries which provide enough voltage headroom to drive most common actuators.


If very strong vibrations are desired, a boost converter can be placed between the power supply and the V<sub>DD</sub> pin to provide a constant voltage with a healthy headroom (5-V rails are common in some systems) which is particularly true if two AA batteries in series are being used to power the system.

**8.2.3 Application Curves**



V<sub>DD</sub> = 3.6 V ERM open loop  
Strong click External edge  
- 60% trigger

**Figure 62. ERM Click with and without Braking**



V<sub>DD</sub> = 3.6 V LRA closed loop  
Strong click - External level  
100% trigger

**Figure 63. LRA Click With and Without Braking**

## 8.3 Initialization Setup

### 8.3.1 Initialization Procedure

1. After powerup, wait at least 250  $\mu$ s before the DRV2605L-Q1 device accepts I<sup>2</sup>C commands.
2. Assert the EN pin (logic high). The EN pin can be asserted any time during or after the 250- $\mu$ s wait period.
3. Write the MODE register (address 0x01) to value 0x00 to remove the device from standby mode.
4. If the nonvolatile auto-calibration memory has been programmed as described in the [Auto Calibration Procedure](#) section, skip Step 5 and proceed to Step 6.
5. Perform the steps as described in the [Auto Calibration Procedure](#) section. Alternatively, rewrite the results from a previous calibration.
6. If using the embedded ROM library, write the library selection register (address 0x03) to select a library.
7. The default setup is closed-loop bidirectional mode. To use other modes and features, write Control1 (0x1B), Control2 (0x1C), and Control3 (0x1D) as required. Open-loop operation is recommended for ERM mode when using the ROM libraries.
8. Put the device in standby mode or deassert the EN pin, whichever is the most convenient. Both settings are low-power modes. The user can select the desired MODE (address 0x01) at the same time the STANDBY bit is set.

### 8.3.2 Typical Usage Examples

#### 8.3.2.1 Play a Waveform or Waveform Sequence from the ROM Waveform Memory

1. Initialize the device as listed in the [Initialization Procedure](#) section.
2. Assert the EN pin (active high) if it was previously deasserted.
3. If register 0x01 already holds the desired value and the STANDBY bit is low, the user can skip this step. Select the desired MODE[2:0] value of 0 (internal trigger), 1 (external edge trigger), or 2 (external level trigger) in the MODE register (address 0x01). If the STANDBY bit was previously asserted, this bit should be deasserted (logic low) at this time.
4. Select the waveform index to be played and write it to address 0x04. Alternatively, a sequence of waveform indices can be written to register 0x04 through 0x0B. See the [Waveform Sequencer](#) section for details.
5. If using the internal trigger mode, set the GO bit (in register 0x0C) to fire the effect or sequence of effects. If using an external trigger mode, send an appropriate trigger pulse to the IN/TRIG pin. See the [Waveform Triggers](#) section for details.
6. If desired, the user can repeat Step 5 to fire the effect or sequence again.
7. Put the device in low-power mode by deasserting the EN pin or setting the STANDBY bit.

#### 8.3.2.2 Play a Real-Time Playback (RTP) Waveform

1. Initialize the device as shown in the [Initialization Procedure](#) section.
2. Assert the EN pin (active high) if it was previously deasserted.
3. Set the MODE[2:0] value to 5 (RTP Mode) at address 0x01. If the STANDBY bit was previously asserted, this bit should be deasserted (logic low) at this time. If register 0x01 already holds the desired value and the STANDBY bit is low, the user can skip this step.
4. Write the desired drive amplitude to the real-time playback input register (address 0x02).
5. When the desired sequence of drive amplitudes is complete, put the device in low-power mode by deasserting the EN pin or setting the STANDBY bit.



## Initialization Setup (continued)

### 8.3.2.3 Play a PWM or Analog Input Waveform

1. Initialize the device as shown in the [Initialization Procedure](#) section.
2. Assert the EN pin (active high) if it was previously deasserted.
3. If register 0x01 already holds the desired value and the STANDBY bit is low, the user can skip this step. Set the MODE value to 3 (PWM/Analog Mode) at address 0x01. If the STANDBY bit was previously asserted, this bit should be deasserted (logic low) at this time.
4. Select the input mode (PWM or analog) in the Control3 register (address 0x1D). If this mode was selected during the initialization procedure, the user can skip this step.
5. Send the desired PWM or analog input waveform sequence from the external source. See the [Data Formats for Waveform Playback](#) section for drive amplitude scaling.
6. When the desired drive sequence is complete, put the device in low-power mode by deasserting the EN pin or setting the STANDBY bit.

## 9 Power Supply Recommendations

The DRV2605L-Q1 device is designed to operate from an input-voltage supply range between 2 V to 5.2 V. The decoupling capacitor for the power supply should be placed closed to the device pin.

## 10 Layout

### 10.1 Layout Guidelines

Use the following guidelines for the DRV2605L-Q1 layout:

- The decoupling capacitor for the power supply ( $V_{DD}$ ) should be placed closed to the device pin.
- The filtering capacitor for the regulator (REG) should be placed close to the device REG pin.
- When creating the pad size for the WCSP pins, TI recommends that the PCB layout use nonsolder mask-defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area and the opening size is defined by the copper pad width. Figure 64 shows and Table 34 lists appropriate diameters for a wafer-chip scale package (WCSP) layout.




Figure 64. Land Pattern Dimensions

Table 34. Land Pattern Dimensions

SOLDER PAD DEFINITIONS	COPPER PAD	SOLDER MASK OPENING	COPPER THICKNESS	STENCIL OPENING	STENCIL THICKNESS
Nonsolder mask defined (NSMD)	275 $\mu\text{m}$ (0, -25 $\mu\text{m}$ )	375 $\mu\text{m}$ (0, -25 $\mu\text{m}$ )	1-oz maximum (32 $\mu\text{m}$ )	275 $\mu\text{m} \times 275 \mu\text{m}^2$ (rounded corners)	125- $\mu\text{m}$ thick

1. Circuit traces from NSMD defined PWB lands should be 75- $\mu\text{m}$  to 100- $\mu\text{m}$  wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand-off and impact reliability.
2. The recommended solder paste is Type 3 or Type 4.
3. The best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application.
4. For a PWB using a Ni/Au surface finish, the gold thickness should be less than 0.5  $\mu\text{m}$  to avoid a reduction in thermal fatigue performance.
5. Solder mask thickness should be less than 20  $\mu\text{m}$  on top of the copper circuit pattern.
6. The best solder stencil performance is achieved using laser-cut stencils with electro polishing. Use of chemically-etched stencils results in inferior solder paste volume control.
7. Trace routing away from the WCSP device should be balanced in X and Y directions to avoid unintentional component movement because of solder-wetting forces.

### 10.1.1 Trace Width

The recommended trace width at the solder pins is 75  $\mu\text{m}$  to 100  $\mu\text{m}$  to prevent solder wicking onto wider PCB traces. Maintain this trace width until the pin pattern has escaped, then the trace width can be increased for improved current flow. The width and length of the 75- $\mu\text{m}$  to 100- $\mu\text{m}$  traces should be as symmetrical as possible around the device to provide even solder reflow on each of the pins.

### 10.2 Layout Example




Figure 65. DRV2605L-Q1 Layout Example VSSOP

## 11 器件和文档支持

### 11.1 器件支持

#### 11.1.1 法律声明

为帮助德州仪器 (TI) DRV2605L-Q1 产品的购买者和用户, TI 已向 Immersion 公司代付版权, 保证您有权使用 TI DRV2605L-Q1 产品特定的内置 (或专门设计的内置) Immersion 公司软件 (仅限 TI DRV2605L-Q1 产品中包含的软件), 同时要求遵守 TI 与 Immersion 公司达成的许可条款、条件和限制。根据 TI 与 Immersion 公司达成的许可条款、条件和限制, (1) 用户不得使用或分发 TI DRV2605L-Q1 产品中包含的任何 Immersion 公司软件, 除非 TI DRV2605L-Q1 产品中包含的内容符合 TI 发布的适用规范和 DRV2605L-Q1 产品数据表, (2) 不得修改任何 Immersion 软件, (3) 不得更改或删除任何 Immersion 版权声明, (4) 不得反向工程设计或反汇编任何 Immersion 软件, 或以其他方式尝试了解 Immersion 软件的内部工作原理或设计, (5) 不得将 Immersion 软件作为标准分析程序包发布。

#### 11.1.2 波形库效果列表

效果 ID 号	波形名称	效果 ID 号	波形名称	效果 ID 号	波形名称
1	强力点击 - 100%	42	长时间双次中度猛击 2 - 80%	83	长时间平缓斜升转换 2 - 0 至 100%
2	强力点击 - 60%	43	长时间双次中度猛击 3 - 60%	84	中等时间平缓斜升转换 1 - 0 至 100%
3	强力点击 - 30%	44	长时间双次猛击节拍 1 - 100%	85	中等时间平缓斜升转换 2 - 0 至 100%
4	猛击 - 100%	45	长时间双次猛击节拍 2 - 80%	86	短时间平缓斜升转换 1 - 0 至 100%
5	猛击 - 60%	46	长时间双次猛击节拍 3 - 60%	87	短时间平缓斜升转换 2 - 0 至 100%
6	猛击 - 30%	47	蜂鸣 1 - 100%	88	长时间剧烈斜升转换 1 - 0 至 100%
7	软冲击 - 100%	48	蜂鸣 2 - 80%	89	长时间剧烈斜升转换 2 - 0 至 100%
8	软冲击 - 60%	49	蜂鸣 3 - 60%	90	中等时间剧烈斜升转换 1 - 0 至 100%
9	软冲击 - 30%	50	蜂鸣 4 - 40%	91	中等时间剧烈斜升转换 2 - 0 至 100%
10	双次点击 - 100%	51	蜂鸣 5 - 20%	92	短时间剧烈斜升转换 1 - 0 至 100%
11	双次点击 - 60%	52	强脉冲 1 - 100%	93	短时间剧烈斜升转换 2 - 0 至 100%
12	三次点击 - 100%	53	强脉冲 2 - 60%	94	长时间平缓斜降转换 1 - 50 至 0%
13	小毛刺 - 60%	54	中等脉冲 1 - 100%	95	长时间平缓斜降转换 2 - 50 至 0%
14	剧烈蜂鸣 - 100%	55	中等脉冲 2 - 60%	96	中等时间平缓斜降转换 1 - 50 至 0%
15	750ms 报警 100%	56	剧烈脉冲 1 - 100%	97	中等时间平缓斜降转换 2 - 50 至 0%
16	1000ms 报警 100%	57	剧烈脉冲 2 - 60%	98	短时间平缓斜降转换 1 - 50 至 0%
17	强力点击 1 - 100%	58	转换点击 1 - 100%	99	短时间平缓斜降转换 2 - 50 至 0%
18	强力点击 2 - 80%	59	转换点击 2 - 80%	100	长时间剧烈斜降转换 1 - 50 至 0%
19	强力点击 3 - 60%	60	转换点击 3 - 60%	101	长时间剧烈斜降转换 2 - 50 至 0%
20	强力点击 4 - 30%	61	转换点击 4 - 40%	102	中等时间剧烈斜降转换 1 - 50 至 0%
21	中等力度点击 1 - 100%	62	转换点击 5 - 20%	103	中等时间剧烈斜降转换 2 - 50 至 0%
22	中等力度点击 2 - 80%	63	转换点击 6 - 10%	104	短时间剧烈斜降转换 1 - 50 至 0%
23	中等力度点击 3 - 60%	64	转换噪声 1 - 100%	105	短时间剧烈斜降转换 2 - 50 至 0%
24	猛击节拍 1 - 100%	65	转换噪声 2 - 80%	106	长时间平缓斜升转换 1 - 0 至 50%
25	猛击节拍 2 - 80%	66	转换噪声 3 - 60%	107	长时间平缓斜升转换 2 - 0 至 50%
26	猛击节拍 3 - 60%	67	转换噪声 4 - 40%	108	中等时间平缓斜升转换 1 - 0 至 50%
27	短时间强力双击 1 - 100%	68	转换噪声 5 - 20%	109	中等时间平缓斜升转换 2 - 0 至 50%
28	短时间强力双击 2 - 80%	69	转换噪声 6 - 10%	110	短时间平缓斜升转换 1 - 0 至 50%
29	短时间强力双击 3 - 60%	70	长时间平缓斜降转换 1 - 100 至 0%	111	短时间平缓斜升转换 2 - 0 至 50%
30	短时间强力双击 4 - 30%	71	长时间平缓斜降转换 2 - 100 至 0%	112	长时间剧烈斜升转换 1 - 0 至 50%
31	短中等强度双击 1 - 100%	72	中等时间平缓斜降转换 1 - 100 至 0%	113	长时间剧烈斜升转换 2 - 0 至 50%
32	短中等强度双击 2 - 80%	73	中等时间平缓斜降转换 2 - 100 至 0%	114	中等时间剧烈斜升转换 1 - 0 至 50%
33	短中等强度双击 3 - 60%	74	短时间平缓斜降转换 1 - 100 至 0%	115	中等时间剧烈斜升转换 2 - 0 至 50%
34	短时间双次猛击节拍 1 - 100%	75	短时间平缓斜降转换 2 - 100 至 0%	116	短时间剧烈斜升转换 1 - 0 至 50%
35	短时间双次猛击节拍 2 - 80%	76	长时间剧烈斜降转换 1 - 100 至 0%	117	短时间剧烈斜升转换 2 - 0 至 50%
36	短时间双次猛击节拍 3 - 60%	77	长时间剧烈斜降转换 2 - 100 至 0%	118	编程停止导致长时间蜂鸣 - 100%
37	长时间双次强力猛击 1 - 100%	78	中等时间剧烈斜降转换 1 - 100 至 0%	119	平缓噪声 1 (无回弹或制动脉冲) - 50%
38	长时间双次强力猛击 2 - 80%	79	中等时间剧烈斜降转换 2 - 100 至 0%	120	平缓噪声 2 (无回弹或制动脉冲) - 40%
39	长时间双次强力猛击 3 - 60%	80	短时间剧烈斜降转换 1 - 100 至 0%	121	平缓噪声 3 (无回弹或制动脉冲) - 30%
40	长时间双次强力猛击 4 - 30%	81	短时间剧烈斜降转换 2 - 100 至 0%	122	平缓噪声 4 (无回弹或制动脉冲) - 20%
41	长时间双次中度猛击 1 - 100%	82	长时间平缓斜升转换 1 - 0 至 100%	123	平缓噪声 5 (无回弹或制动脉冲) - 10%

## 11.2 文档支持

### 11.2.1 相关文档

如需相关文档，请参阅：

- 《触觉能耗》， [SLOA194](#)
- 《关于移动设备和可穿戴设备的触觉实现注意事项》， [SLOA207](#)
- 《LRA 致动器：如何移动它们？》， [SLOA209](#)

### 11.3 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](#) 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ 在线社区** [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](#) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 11.5 商标

E2E is a trademark of Texas Instruments.

TouchSense is a registered trademark of Immersion Corporation.

All other trademarks are the property of their respective owners.

### 11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.7 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请查阅左侧的导航栏。

## 重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2018 德州仪器半导体技术（上海）有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV2605LTDGSRQ1	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	05LQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV2605LTDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV2605LTDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0

# DGS0010A



# PACKAGE OUTLINE

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4221984/A 05/2015

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.

# EXAMPLE BOARD LAYOUT

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS  
NOT TO SCALE

4221984/A 05/2015

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司