

# 适用于 USB Type-C 和 HDMI 2.0 的 ESD122 2 通道 ESD 保护二极管

## 1 特性

- IEC 61000-4-2 4 级静电放电 (ESD) 保护
  - $\pm 17\text{kV}$  接触放电
  - $\pm 17\text{kV}$  气隙放电
- 可承受超过 1 万次 ESD 冲击而不出现任何性能下降的情况, 符合 IEC 61000-4-2 4 级 (接触) 标准
- IEC 61000-4-4 瞬态放电 (EFT) 保护
  - 80A (5/50ns)
- IEC 61000-4-5 浪涌保护
  - 2.5A (8/20 $\mu\text{s}$ )
- 低 IO 电容
  - IO 之间 0.1pF (典型)
  - IO 接地 0.2pF (典型)
- 直流击穿电压: 5.1V (最小值)
- 超低泄漏电流: 10nA (最大值)
- 低 ESD 钳位电压: 在 5A TLP 下为 8.4V
- 支持超过 10Gbps 的高速接口
- 工业温度范围:  $-40^{\circ}\text{C}$  至  $+125^{\circ}\text{C}$
- Type-C 友好型双通道直通布线封装
- 引脚适合对称差分高速信号路由
- 两种不同的封装选项
  - 0402 封装, 0.6mm  $\times$  1mm, 0.34mm 间距
  - 0502 封装, 0.6mm  $\times$  1.32mm, 0.5mm 间距

## 2 应用

- 终端设备
  - 手机和平板电脑
  - 便携式计算机和台式机
  - 机顶盒
  - 电视和监视器
  - 服务器
- 接口
  - USB Type-C
  - HDMI 2.0/1.4
  - USB 3.1 第 2 代/第 1 代, USB 3.0 和 USB 2.0
  - Thunderbolt-1 和 Thunderbolt-2
  - 显示端口 1.3
  - PCI Express 3.0 总线接口
  - 串口硬盘 (SATA)

## 3 说明

ESD122 是一种双向 TVS ESD 保护二极管阵列, 用于 USB Type-C 和 HDMI 2.0 电路保护。ESD122 的额定消散接触 ESD 冲击能力达到了 IEC 61000-4-2 国际标准所规定的最高水平 ( $17\text{kV}$  接触放电,  $17\text{kV}$  气隙放电)。

该器件具有每通道和引脚一个低 IO 电容, 以适应对称差分高速信号路由, 使其成为保护高达 10Gbps 的高速接口 (如 USB 3.1 第 2 代和 HDMI 2.0) 的理想选择。低动态电阻和低钳位电压确保系统级抗瞬变事件保护。

此外, ESD122 是面向 USB Type-C Tx/Rx 线路的理想 ESD 解决方案。由于 USB Type-C 连接器有两层, 所以使用 4 通道 ESD 器件需要 VIA 来降级信号完整性。使用 4 个 ESD122 (2 通道) 器件可最大限度减少 VIA 的数量并简化电路板布局。


在两个简便的直通布线封装中提供了 ESD122。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)	
ESD122	X2SON (3)	(DMX)	0.60mm $\times$ 1.00mm
		(DMY)	0.60mm $\times$ 1.32mm

(1) 如需了解所有可用封装, 请参阅产品说明书末尾的可订购产品附录。

### USB Type-C 应用示例



## 目录

1	特性 .....	1	7.4	Device Functional Modes.....	9
2	应用 .....	1	<b>8</b>	<b>Application and Implementation .....</b>	<b>10</b>
3	说明 .....	1	8.1	Application Information.....	10
4	修订历史记录 .....	2	8.2	Typical Applications .....	10
<b>5</b>	<b>Pin Configuration and Functions .....</b>	<b>3</b>	<b>9</b>	<b>Power Supply Recommendations .....</b>	<b>14</b>
<b>6</b>	<b>Specifications.....</b>	<b>4</b>	<b>10</b>	<b>Layout.....</b>	<b>14</b>
6.1	Absolute Maximum Ratings .....	4	10.1	Layout Guidelines .....	14
6.2	ESD Ratings—JEDEC Specification.....	4	10.2	Layout Examples.....	14
6.3	ESD Ratings—IEC Specification .....	4	<b>11</b>	<b>器件和文档支持 .....</b>	<b>16</b>
6.4	Recommended Operating Conditions.....	4	11.1	文档支持.....	16
6.5	Thermal Information .....	4	11.2	接收文档更新通知 .....	16
6.6	Electrical Characteristics.....	5	11.3	社区资源.....	16
6.7	Typical Characteristics .....	6	11.4	商标.....	16
<b>7</b>	<b>Detailed Description .....</b>	<b>8</b>	11.5	静电放电警告.....	16
7.1	Overview .....	8	11.6	术语表 .....	16
7.2	Functional Block Diagram .....	8	<b>12</b>	<b>机械、封装和可订购信息.....</b>	<b>16</b>
7.3	Feature Description.....	8			

## 4 修订历史记录


### Changes from Original (June 2017) to Revision A

**Page**


- |   |  |   |
|---|--|---|
| • | Changed $V_{BRF}$ From: MIN = 5.1, MAX = 7 To: MIN = 5 and MAX = 7.9 .....     | 5 |
| • | Changed $V_{BRR}$ From: MIN = -7, MAX = -5.1 To: MIN = -7.9 and MAX = -5 ..... | 5 |

## 5 Pin Configuration and Functions

**DMX Package  
3-Pin X2SON  
Top View**



**DMY Package  
3-Pin X2SON  
Top View**



### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	DMX NO.	DMY NO.		
GND	1	1	—	Ground
IO1	2	2	I	ESD protected channel
IO2	3	3	I	ESD protected channel

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Electrical fast transient	IEC 61000-4-4 (5/50 ns) at 25°C		80	A
Peak pulse	IEC 61000-4-5 Power ( $t_p$ - 8/20 $\mu$ s) at 25°C		20	W
	IEC 61000-4-5 Current ( $t_p$ - 8/20 $\mu$ s) at 25°C		2.5	A
$T_A$	Operating free-air temperature	-40	125	°C
$T_{stg}$	DMD storage temperature	-65	155	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings—JEDEC Specification

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 ESD Ratings—IEC Specification

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	IEC 61000-4-2 contact discharge	±17000
		IEC 61000-4-2 air-gap discharge	±17000

### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IO}$	Input pin voltage	-3.6	3.6	V
$T_A$	Operating free-air temperature	-40	125	°C

### 6.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>	ESD122		UNIT	
	DMX (X2SON)	DMY (X2SON)		
	3 PINS	3 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	617.8	717.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	286.2	300.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	455.1	526	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	99.3	113.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	453.4	523.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.6 Electrical Characteristics







over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> < 10 nA	-3.6		3.6	V
V <sub>BRF</sub>	Breakdown voltage, any IO pin to GND <sup>(1)</sup>	I <sub>IO</sub> = 1 mA, T <sub>A</sub> = 25°C	5		7.9	V
V <sub>BRR</sub>	Breakdown voltage, GND to any IO pin <sup>(1)</sup>	I <sub>IO</sub> = 1 mA, T <sub>A</sub> = 25°C	-7.9		-5	V
V <sub>HOLD</sub>	Holding voltage <sup>(2)</sup>	I <sub>IO</sub> = 1 mA		5.9		V
V <sub>CLAMP</sub>	Clamping voltage	I <sub>PP</sub> = 1 A, TLP, from IO to GND, T <sub>A</sub> = 25°C		6.4		V
		I <sub>PP</sub> = 5 A, TLP, from IO to GND, T <sub>A</sub> = 25°C		8.4		
		I <sub>PP</sub> = 1 A, TLP, from GND to IO, T <sub>A</sub> = 25°C		6.4		
		I <sub>PP</sub> = 5 A, TLP, from GND to IO, T <sub>A</sub> = 25°C		8.4		
I <sub>LEAK</sub>	Leakage current, any IO to GND	V <sub>IO</sub> = ±2.5 V			10	nA
R <sub>DYN</sub>	Dynamic resistance	IO to GND, Measured between TLP I <sub>PP</sub> of 10 A and 20 A, T <sub>A</sub> = 25°C		0.5		Ω
		GND to IO, Measured between TLP I <sub>PP</sub> of 10 A and 20 A, T <sub>A</sub> = 25°C		0.5		
C <sub>L</sub>	Line capacitance	V <sub>IO</sub> = 0 V, f = 1 MHz, IO to GND, T <sub>A</sub> = 25°C		0.2	0.27	pF
ΔC <sub>L</sub>	Variation of line capacitance	Difference between the capacitance of the two IO pins measured with respect to ground, V <sub>IO</sub> = 0 V, f = 1 MHz, T <sub>A</sub> = 25°C, GND = 0 V			0.01	pF
C <sub>CROSS</sub>	Channel to channel capacitance	Capacitance from one IO to another IO, V <sub>IO</sub> = 0 V, f = 1 MHz, T <sub>A</sub> = 25°C, GND = 0 V		0.1	0.14	pF






(1) V<sub>BRF</sub> and V<sub>BRR</sub> are defined as the voltage obtained at 1 mA when sweeping the voltage up, before the device latches into the snapback state.

(2) V<sub>HOLD</sub> is defined as the voltage when 1 mA is applied, after the device has successfully latched into the snapback state.

## 6.7 Typical Characteristics



Typical Characteristics (continued)




## 7 Detailed Description

### 7.1 Overview

The ESD122 is a bidirectional ESD Protection Diode with ultra-low capacitance. This device can dissipate ESD strikes above the maximum level specified by the IEC 61000-4-2 International Standard. The ultra-low capacitance makes this device ideal for protecting any super high-speed signal pins. Additionally, the ESD122 has two identical protection channels with a symmetrical pin-out that is suited for the differential high-speed signal lines.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 IEC 61000-4-2 ESD Protection

The I/O pins can withstand ESD events up to  $\pm 17$ -kV contact and air gap. An ESD-surge clamp diverts the current to ground.

#### 7.3.2 IEC 61000-4-4 EFT Protection

The I/O pins can withstand an electrical fast transient burst of up to 80 A (5/50-ns waveform, 4 kV with 50- $\Omega$  impedance). An ESD-surge clamp diverts the current to ground.

#### 7.3.3 IEC 61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 2.5 A and 20 W (8/20- $\mu$ s waveform). An ESD-surge clamp diverts this current to ground.

#### 7.3.4 IO Capacitance

The capacitance between each I/O pin to ground is very small and supports data rates up to 10 Gbps.

#### 7.3.5 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is a minimum of  $\pm 5.1$  V. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of  $\pm 3.6$  V.

#### 7.3.6 Ultra Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (maximum) with a bias of  $\pm 2.5$  V.

#### 7.3.7 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 8.4 V ( $I_{PP-TLP} = 5$  A).

#### 7.3.8 Supports High Speed Interfaces

This device is capable of supporting high speed interfaces up to 10 Gbps such as USB 3.1 Gen2 and Gen1, USB 3.0, USB 2.0, Thunderbolt-1, Thunderbolt-2, PCI express 3.0, Display Port 1.3, HDMI 2.0, and HDMI 1.4, because of the extremely low IO capacitance.

#### 7.3.9 Industrial Temperature Range

This device features an industrial operating range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .



## Feature Description (continued)

### 7.3.10 Easy Flow-Through Routing Package

The layout of this device makes it simple and easy to add protection to an existing layout. 2-channel setup provides easy, flexible routing and good matching between the channels.

## 7.4 Device Functional Modes

The ESD122 is a passive circuit that triggers when voltages are above  $V_{BRF}$  or below  $V_{BRR}$ . During ESD events, voltages as high as  $\pm 17$  kV (contact) can be directed to ground via the internal diode network. When the voltages on the protected line fall below the trigger levels of ESD122 (usually within 10s of nano-seconds) the device reverts to passive.

Figure 12 shows typical TLP behavior of bi-directional ESD device.




Figure 12. Generic TLP I-V Curve for a Bi-Directional ESD Device  
for the Illustration of  $V_{rwm}$ ,  $V_{BR}$ ,  $V_{hold}$  and  $V_{clamp}$

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The ESD122 is a diode type TVS which is used to provide a path to ground for dissipating ESD events on high-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low  $R_{DYN}$  of the triggered TVS holds this voltage,  $V_{CLAMP}$ , to a safe level for the protected IC.

### 8.2 Typical Applications

#### 8.2.1 USB 3.1 Gen 2 Application



**Figure 13. Typical Application**

##### 8.2.1.1 Design Requirements

For this design example, four ESD122 devices and two TPD4E05U06 devices are being used in a USB 3.1 Gen 2 Type-C application. This provides a complete ESD protection scheme.

Given the application, the parameters listed in [Table 1](#) are known.

**Typical Applications (continued)**

**Table 1. Design Parameters**

DESIGN PARAMETER	VALUE
Signal range on Type C SuperSpeed+ lines	0 V to 3.6 V
Operating frequency on Type C USB 3.1 Gen 2 SuperSpeed+ lines	5 GHz
Signal range on CC, SBU, and DP/DM lines	0 V to 5 V
Operating frequency on CC, SBU, and DP/DM lines	up to 480 MHz

**8.2.1.2 Detailed Design Procedure**



**8.2.1.2.1 Signal Range**

The ESD122 supports signal ranges between  $-3.6\text{ V}$  and  $3.6\text{ V}$ , which supports the SuperSpeed+ pairs on the USB Type-C application. The TPD4E05U06 supports signal ranges between  $0\text{ V}$  and  $5.5\text{ V}$ , which supports the CC, SBU, and DP/DM lines.


**8.2.1.2.2 Operating Frequency**

The ESD122 has a  $0.27\text{ pF}$  (maximum) capacitance, which supports the USB 3.1 Gen 2 Type-C rate of  $10\text{ Gbps}$  with sufficient capacitance margin. The TPD4E05U06 has a  $0.5\text{ pF}$  (typical) capacitance, which easily supports the CC, SBU, and DP/DM data rates. The ESD122 has 2 identical protection channels for the differential HDMI high-speed signal lines. The symmetrical pin out of the device with a ground pin between the two differential signal pins makes it suitable for this application.

**8.2.1.3 Application Curves**



## 8.2.2 HDMI 2.0 Application



Copyright © 2017, Texas Instruments Incorporated

**Figure 16. HDMI 2.0 Schematic**

### 8.2.2.1 Design Requirements

For this design example, the four ESD122 devices for the HDMI 2.0 high-speed lines, and four TPD1E05U06 devices on the control lines HDMI 2.0 control lines. This provides a complete port protection scheme.

Given the HDMI 2.0 application, the parameters listed in [Table 2](#) are known.

**Table 2. Design Parameters**

DESIGN PARAMETER	VALUE
Signal voltage range on the high-speed pins	0 V to 3.3 V
Signal voltage range on the control pins	0 V to 5 V
Max operating frequency of high-speed lines	3 GHz

**8.2.2.2 Detailed Design Procedure**


**8.2.2.2.1 Signal Range**

The ESD122 supports signal ranges between  $-3.6\text{ V}$  and  $3.6\text{ V}$ , which supports the high-speed lines on the HDMI 2.0 application. The TPD1E05U06 supports signal ranges between  $0\text{ V}$  and  $5.5\text{ V}$ , which supports the HDMI control lines.


**8.2.2.2.2 Operating Frequency**

The ESD122 has a  $0.27\text{ pF}$  (maximum) capacitance, which supports the HDMI 2.0 rate of  $6\text{ Gbps}$  with sufficient capacitance margin. The TPD1E05U06 has a  $0.42\text{ pF}$  (typical) capacitance, which easily supports the control lines. The ESD122 has 2 identical protection channels for the differential HDMI high-speed signal lines. The symmetrical pin out of the device with a ground pin between the two differential signal pins makes it suitable for this application.

**8.2.2.3 Application Curves**



**Figure 17. HDMI 2.0 6-Gbps Eye Diagram Without ESD122**



**Figure 18. HDMI 2.0 6-Gbps Eye Diagram With ESD122**

## 9 Power Supply Recommendations

This device is a passive ESD device so there is no need to power it. Take care not to violate the recommended I/O specification (–3.6 V to 3.6 V) to ensure the device functions properly.

## 10 Layout

### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible. Use as few vias as possible for 10-Gbps application.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

### 10.2 Layout Examples




Figure 19. USB 3.1 Gen 2 SuperSpeed Lines Protected by ESD122

Layout Examples (continued)




Figure 20. HDMI2\_Layout

## 11 器件和文档支持

### 11.1 文档支持

#### 11.1.1 相关文档

请参阅如下相关文档:

[ESD122 评估模块](#)

### 11.2 接收文档更新通知

如需接收文档更新通知, 请访问 [TI.com.cn](#) 上的器件产品文件夹。单击右上角的 *通知我* 进行注册, 即可每周接收产品信息更改摘要。有关更改的详细信息, 请查看任何已修订文档中包含的修订历史记录。

### 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点; 请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ 在线社区** *TI 的工程师对工程师 (E2E) 社区*。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](#) 中, 您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** *TI 参考设计支持* 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 11.4 商标

E2E is a trademark of Texas Instruments.  
 串口硬盘 (SATA) is a trademark of others.  
 All other trademarks are the property of their respective owners.

### 11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序, 可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级, 大至整个器件故障。精密的集成电路可能更容易受到损坏, 这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.6 术语表

[SLYZ022](#) — *TI 术语表*。

这份术语表列出并解释术语、缩写和定义。

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且不会对此文档进行修订。如需获取此产品说明书的浏览器版本, 请查阅左侧的导航栏。



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ESD122DMXR	ACTIVE	X2SON	DMX	3	10000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6U	<a href="#">Samples</a>
ESD122DMYR	ACTIVE	X2SON	DMY	3	10000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6V	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ESD122DMXR	X2SON	DMX	3	10000	180.0	9.5	0.72	1.12	0.43	2.0	8.0	Q1
ESD122DMYR	X2SON	DMY	3	10000	180.0	9.5	0.72	1.42	0.43	2.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ESD122DMXR	X2SON	DMX	3	10000	189.0	185.0	36.0
ESD122DMYR	X2SON	DMY	3	10000	189.0	185.0	36.0


DMY0003A



# PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4223464/A 01/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


DMY0003A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 50X



SOLDER MASK DETAILS

4223464/A 01/2017

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271))

# EXAMPLE STENCIL DESIGN

DMY0003A

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD







SOLDER PASTE EXAMPLE  
BASED ON 0.075 - 0.1 mm THICK STENCIL  
SCALE: 50X

4223464/A 01/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4223380/A 10/2016

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




# EXAMPLE BOARD LAYOUT


DMX0003A

X2SON - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:50X



SOLDER MASK DETAILS

4223380/A 10/2016

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

DMX0003A

X2SON - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.075 - 0.1 mm THICK STENCIL  
SCALE:50X

4223380/A 10/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司