

FDC1004-Q1 适用于电容式感应应用的 4 通道电容数字转换器

1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列特性
 - 器件温度等级 1：-40°C 至 125°C 环境温度范围
 - 器件 HBM ESD 分类等级 2
 - 器件 CDM ESD 分类等级 C5
- 输入范围：±15pF
- 测量分辨率：0.5fF
- 最大偏移电容：100pF
- 可编程输出速率：100/200/400S/s
- 最大屏蔽负载：400pF
- 电源电压：3.3V
- 温度范围：-40° 至 125°C
- 电流消耗：
 - 有效：750μA
 - 待机：29μA
- 接口：I²C
- 通道数量：4

2 应用

- 接近传感器
- 手势识别
- 汽车车门/脚踢传感器
- 汽车雨滴传感器
- 远程和直接液位传感器
- 高分辨率金属分析
- 雨/雾/冰/雪传感器
- 材料尺寸检测

3 说明

采用接地电容传感器的电容式感应是一种具有超低功耗、低成本和高分辨率的非接触式感应技术，适用于接近感应、手势识别、材料分析和远程液位感应等各类应用。电容式感应系统中的传感器可以采用任意金属或导体，因此可实现高度灵活的低成本系统设计。

FDC1004-Q1 是一款面向电容式传感解决方案的高分辨率 4 通道电容数字转换器，并且符合 AEC-Q100 标准。每个通道的满量程范围均为 ±15pF，可处理高达 100pF 的传感器偏移电容，该偏移电容既可以在内部编程，也可以是一个外部电容，用于跟踪环境随时间和温度的变化。凭借高偏移电容，可以使用远程传感器。

此外，FDC1004-Q1 还包含用于实现传感器屏蔽的屏蔽驱动器，不但可降低电磁干扰 (EMI)，而且有助于聚焦电容传感器的感应方向。FDC1004-Q1 外形小巧，非常适合空间受限类应用。FDC1004-Q1 采用 10 引脚 VSSOP 封装，支持在量产过程中进行光学检测，并且具有一个用于连接 MCU 的 I²C 接口。


封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
FDC1004-Q1	DGS (VSSOP , 10)	3mm × 4.9mm

(1) 有关所有可用封装，请参阅节 10

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。





典型应用

Table of Contents

<p>1 特性..... 1</p> <p>2 应用..... 1</p> <p>3 说明..... 1</p> <p>4 Pin Configuration and Functions..... 4</p> <p>5 Specifications..... 5</p> <p> 5.1 Absolute Maximum Ratings..... 5</p> <p> 5.2 ESD Ratings..... 5</p> <p> 5.3 Recommended Operating Conditions..... 5</p> <p> 5.4 Thermal Information..... 5</p> <p> 5.5 Electrical Characteristics 6</p> <p> 5.6 I²C Interface Voltage Level..... 6</p> <p> 5.7 I²C Interface Timing..... 7</p> <p> 5.8 Typical Characteristics..... 8</p> <p>6 Detailed Description..... 10</p> <p> 6.1 Overview..... 10</p> <p> 6.2 Functional Block Diagram..... 10</p> <p> 6.3 Feature Description..... 10</p> <p> 6.4 Device Functional Modes..... 11</p> <p> 6.5 Programming..... 13</p>	<p> 6.6 Register Maps..... 15</p> <p>7 Applications and Implementation..... 20</p> <p> 7.1 Application Information..... 20</p> <p> 7.2 Typical Application..... 21</p> <p> 7.3 Best Design Practices..... 23</p> <p> 7.4 Initialization Set Up..... 23</p> <p> 7.5 Power Supply Recommendations..... 23</p> <p> 7.6 Layout..... 23</p> <p>8 Device and Documentation Support..... 24</p> <p> 8.1 Documentation Support..... 24</p> <p> 8.2 接收文档更新通知..... 24</p> <p> 8.3 支持资源..... 24</p> <p> 8.4 Trademarks..... 24</p> <p> 8.5 静电放电警告..... 24</p> <p> 8.6 术语表..... 24</p> <p>9 Revision History..... 24</p> <p>10 Mechanical, Packaging, and Orderable Information..... 25</p>
---	--

4 Pin Configuration and Functions




图 4-1. DGS Package 10 Pin VSSOP Top View

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
SHLD1	1	A	Capacitive Input Active AC Shielding.
CIN1	2	A	Capacitive Input. The measured capacitance is connected between the CIN1 pin and GND. If not used, leave this pin as an open circuit.
CIN2	3	A	Capacitive Input. The measured capacitance is connected between the CIN2 pin and GND. If not used, leave this pin as an open circuit.
CIN3	4	A	Capacitive Input. The measured capacitance is connected between the CIN3 pin and GND. If not used, leave this pin as an open circuit.
CIN4	5	A	Capacitive Input. The measured capacitance is connected between the CIN4 pin and GND. If not used, leave this pin as an open circuit.
SHLD2	6	A	Capacitive Input Active AC Shielding.
GND	7	G	Ground
VDD	8	P	Power Supply Voltage. Decouple this pin to GND, using a low impedance capacitor, for example in combination with a 1 μ F tantalum and a 0.1 μ F multilayer ceramic.
SCL	9	I	Serial Interface Clock Input. Connects to the controller clock line. Requires pullup resistor if not already provided elsewhere in the system.
SDA	10	I/O	Serial Interface Bidirectional Data. Connects to the controller data line. Requires a pullup resistor if not provided elsewhere in the system.

(1) P=Power, G=Ground, I=Input, O=Output, A=Analog, I/O=Bidirectional Input/Output

5 Specifications

5.1 Absolute Maximum Ratings

See (1)

		MIN	MAX	UNIT
Input voltage	VDD	- 0.3	6	V
	SCL, SDA	- 0.3	6	V
	at any other pin	- 0.3	VDD+0.3	V
Input current	at any pin		3	mA
Junction temperature ⁽²⁾			150	°C
Storage Temperature	T _{STG}	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature is $P_{DMAX} = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PC board.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000
		Charged-device model (CDM), per AEC Q100-011	±750

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

Over operating temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage (VDD-GND)	3	3.3	3.6	V
Temperature	- 40		125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		FDC1004-Q1	UNIT
		VSSOP (DGS)	
		10 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	46.8	°C/W
R _{θ JC}	Junction-to-case(top) thermal resistance	48.7	°C/W
R _{θ JB}	Junction-to-board thermal resistance	70.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Electrical Characteristics

Over recommended operating temperature range, $V_{DD} = 3.3V$, for $T_A = 25^\circ C$ (unless otherwise noted). ⁽¹⁾

PARAMETER		TEST CONDITION	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
POWER SUPPLY						
I _{DD}	Supply current	Conversion mode; Digital input to VDD or GND		750	950	μA
		Standby; Digital input to VDD or GND		29	70	μA
CAPACITIVE INPUT						
ICR	Input conversion range			±15		pF
C _{OMAX}	Max input offset capacitance	per channel, Series resistance at C _{INn} n=1,4 = 0 Ω		100		pF
RES	Effective resolution ⁽⁵⁾	Sample rate = 100S/s ⁽⁴⁾		16		bit
EON	Output noise	Sample rate = 100S/s ⁽⁴⁾		33.2		aF/√Hz
ERR	Absolute error	after offset calibration		±6		fF
TcC _{OFF}	Offset deviation over temperature	-40°C < T < 125°C		46		fF
G _{EERR}	Gain error			0.2%		
tcG	Gain drift vs temperature	-40°C < T < 125°C		-37.5		ppm/°C
PSRR	DC power supply rejection	3V < V _{DD} < 3.6V, single-ended mode (channel vs GND)		13.6		fF/V
CAPDAC						
FR _{CAPDAC}	Full-scale range			96.9		pF
TcCOFF _{CAPDAC}	Offset drift vs temperature	-40°C < T < 125°C		30		fF
EXCITATION						
f	Frequency			25		kHz
V _{AC}	AC voltage across capacitance			2.4		V _{pp}
V _{DC}	Average DC voltage across capacitance			1.2		V
SHIELD						
DRV	Driver capability	f = 25kHz, SHLDn to GND, n = 1,2			400	pF

- (1) Electrical Characteristics Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. Absolute Maximum Ratings indicate junction temperature limits beyond which the device can be permanently degraded, either mechanically or electrically.
- (2) Limits are ensured by testing, design, or statistical analysis at 25Degree C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values can vary over time and also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.
- (4) No external capacitance connected.
- (5) Effective resolution is the ratio of converter full scale range to RMS measurement noise.

5.6 I²C Interface Voltage Level

Over recommended operating free-air temperature range, $V_{DD} = 3.3V$, for $T_A = T_J = 25^\circ C$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IH}	Input high voltage		0.7*V _{DD}			V
V _{IL}	Input low voltage				0.3*V _{DD}	V
V _{OL}	Output low voltage	Sink current 3mA			0.4	V
HYS	Hysteresis ⁽¹⁾		0.1*V _{DD}			V

- (1) This parameter is specified by design and/or characterization and is not tested in production.

5.7 I²C Interface Timing

Over recommended operating free-air temperature range, $V_{DD} = 3.3V$, for $T_A = T_J = 25^\circ C$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{SCL}	Clock frequency ⁽¹⁾		10		400	kHz
t_{LOW}	Clock low time ⁽¹⁾		1.3			μs
t_{HIGH}	Clock high time ⁽¹⁾		0.6			μs
$t_{HD,STA}$	Hold time (repeated) START condition ⁽¹⁾	After this period, the first clock pulse is generated	0.6			μs
$t_{SU,STA}$	Set-up time for a repeated START condition ⁽¹⁾		0.6			μs
$t_{HD,DAT}$	Data hold time ^{(1) (2)}		0			ns
$t_{SU,DAT}$	Data setup time ⁽¹⁾		100			ns
t_f	SDA fall time ⁽¹⁾	$I_L \leq 3mA; CL \leq 400pF$			300	ns
$t_{SU,STO}$	Set-up time for STOP condition ⁽¹⁾		0.6			μs
t_{BUF}	Bus free time between a STOP and START condition ⁽¹⁾		1.3			μs
$t_{VD,DAT}$	Data valid time ⁽¹⁾				0.9	ns
$t_{VD,ACK}$	Data valid acknowledge time ⁽¹⁾				0.9	ns
t_{SP}	Pulse width of spikes that must be suppressed by the input filter ⁽¹⁾				50	ns

- (1) This parameter is specified by design and/or characterization and is not tested in production.
 (2) The FDC1004-Q1 provides an internal 300ns minimum hold time to bridge the undefined region of the falling edge of SCL.




图 5-1. I²C Timing

5.8 Typical Characteristics




图 5-2. Active Conversion Mode Supply Current vs Temperature




图 5-3. Standby Mode Supply Current vs Temperature





图 5-4. Gain Drift vs Temperature



CINn = open, where n = 1...4

图 5-5. Offset Drift vs Temperature




图 5-6. Capacitance vs Voltage






图 5-7. Frequency Response 100S/s

5.8 Typical Characteristics (continued)




6 Detailed Description

6.1 Overview

The FDC1004-Q1 is a high-resolution, 4-channel capacitance-to-digital converter for implementing capacitive sensing solutions. Each channel has a full scale range of $\pm 15\text{pF}$ and can handle a sensor offset capacitance of up to 100pF , which can be either programmed internally or can be an external capacitor for tracking environmental changes over time and temperature. The large offset capacitance capability allows for the use of remote sensors. The FDC1004-Q1 also includes shield drivers for sensor shields, which can reduce EMI interference and help focus the sensing direction of a capacitive sensor. The small footprint of the FDC1004-Q1 allows for use in space-constrained applications. For more information on the basics of capacitive sensing and applications, refer to [FDC1004: Basics of Capacitive Sensing and Applications application note](#).

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 The Shield

The FDC1004-Q1 measures capacitance between CIN_n and ground. That means any capacitance to ground on signal path between the FDC1004-Q1 CIN_n pins and sensor is included in the FDC1004-Q1 conversion result.

In some applications, the parasitic capacitance of the sensor connections can be larger than the capacitance of the sensor. If that parasitic capacitance is stable, the capacitance can be treated as a constant capacitive offset. However, the parasitic capacitance of the sensor connections can have significant variation due to environmental changes (such as mechanical movement, temperature shifts, humidity changes). These changes are seen as drift in the conversion result and can significantly compromise the system accuracy.

To eliminate the CIN_n parasitic capacitance to ground, the FDC1004-Q1 SHLDx signals can be used for shielding the connection between the sensor and CIN_n . The SHLDx output is the same signal waveform as the excitation of the CIN_n pin; the SHLDx is driven to the same voltage potential as the CIN_n pin. Therefore, there is no current between CIN_n and SHLDx pins, and any capacitance between these pins does not affect the CIN_n charge transfer. Ideally, the CIN_n to SHLD capacitance does not have any contribution to the FDC1004-Q1 result.

In differential measurements, SHLD1 is assigned to CH_n and SHLD2 is assigned to CH_m , where $n < m$. For instance in the measurement $\text{CIN}_1 - \text{CIN}_2$, where $\text{CHA} = \text{CIN}_1$ and $\text{CHB} = \text{CIN}_2$ (see [Table 6-4](#)), SHDL1 is assigned to CIN_1 and SHDL2 is assigned to CIN_2 .

In a single ended configuration, such as CINn vs. GND, SHLD1 is internally shorted to SHLD2. In a single ended configuration, such as CINn versus GND with CAPDAC enabled, SHLD1 is assigned to the selected channel, SHLD2 is floating.

For best results, locate the FDC1004-Q1 as close as possible to the capacitive sensor. Minimize the connection length between the sensor and FDC1004-Q1 CINn pins and between the sensor ground and the FDC1004-Q1 GND pin. Shield the PCB traces to the CINn pins and connect the shielding to the FDC1004-Q1 SHLDx pins. In addition, if a shielded cable is used to connect the FDC1004-Q1 to the sensor, connect the shield to the appropriate SHLDx pin. In applications where only one SHLDx pin is used, the unused SHLDx pin can be left unconnected.

For more information on how to design a sensor with a shield, refer to the [Capacitive Sensing: Ins and Outs of Active Sensing](#) application note.

6.3.2 The CAPDAC

The FDC1004-Q1 full-scale input range is $\pm 15\text{pF}$. The part can accept a higher capacitance on the input and the common-mode or offset (constant component) capacitance can be balanced by the programmable on-chip CAPDACs. The CAPDAC can be viewed as a negative capacitance connected internally to the CINn pin. The relation between the input capacitance and output data can be expressed as $\text{DATA} = (\text{CINn} - \text{CAPDAC})$, $n = 1\dots 4$. The CAPDACs have a 5-bit resolution, monotonic transfer function, are well matched to each other, and have a defined temperature coefficient.

6.3.3 Capacitive System Offset Calibration

The capacitive offset can be due to many factors including the initial capacitance of the sensor, parasitic capacitances of board traces, and the capacitance of any other connections between the sensor and the FDC.

The parasitic capacitances of the FDC1004-Q1 are calibrated out at production. If there are other sources of offset in the system, it can be necessary to calibrate the system capacitance offset in the application. Any offset in the capacitance input larger than $\frac{1}{2}$ LSB of the CAPDAC should first be removed using the on-chip CAPDACs. Any residual offset of approximately 1pF can then be removed by using the capacitance offset calibration register. The offset calibration register is reloaded by the default value at power-on or after reset. Therefore, if the offset calibration is not repeated after each system power-up, the calibration coefficient value should be stored by the host controller and reloaded as part of the FDC1004-Q1 setup.

6.3.4 Capacitive Gain Calibration

The gain is factory calibrated up to $\pm 15\text{pF}$ in the production for each part individually. The factory gain coefficient is stored in a one-time programmable (OTP) memory.

The gain can be temporarily changed by setting the Gain Calibration Register (registers 0x11 to 0x14) for the appropriate CINn pin, although the factory gain coefficient is restored after power-up or reset.

The part is tested and specified for use only with the default factory calibration coefficient. Adjusting the Gain calibration can be used to normalize the capacitance measurement of the CINn input channels.

6.4 Device Functional Modes

6.4.1 Single Ended Measurement

The FDC1004-Q1 can be used for interfacing to a single-ended capacitive sensor. In this configuration, connect the sensor to the input CINn ($n = 1\dots 4$) pins of the FDC1004-Q1 and GND. The capacitance-to-digital convertor (without using the CAPDAC, CAPDAC = 0pF) measures the positive (or the negative) input capacitance in the range of 0pF to 15pF. The CAPDAC can be used for programmable shifting of the input range. In this case it is possible to measure input capacitance in the range of 0pF to $\pm 15\text{pF}$ which are on top of an offset capacitance up to 100pF. In single ended measurements with CAPDAC disabled SHLD1 is internally shorted to SHLD2 (see [图 6-1](#)); if CAPDAC is enabled SHLD2 is floating (see [图 6-2](#)). The single ended mode is enabled when the CHB register of the Measurements configuration registers (see [表 6-4](#)) are set to b100 or b111.




图 6-1. Single-Ended Configuration with CAPDAC Disabled




图 6-2. Single-Ended Configuration with CAPDAC Enabled

6.4.2 Differential Measurement

When the FDC1004-Q1 is used for interfacing to a differential capacitive sensor, each of the two input capacitances must be less than 115pF. In this configuration the CAPDAC is disabled. Keep the absolute value of the difference between the two input capacitances below 15pF to avoid introducing errors in the measurement. In differential measurements, SHLD1 is assigned to CH_n and SHLD2 is assigned to CH_m, where n < m. For instance in the measurement CIN1 - CIN2, where CHA = CIN1 and CHB = CIN2 (see 表 6-4), SHDL1 is assigned to CIN1 and SHDL2 is to CIN2. Differential sensors made with S1 versus S3 and S2 versus S4 are shown below in 图 6-3. S1 and S2 are alternatively connected to CHA and the S3 and S4 are alternatively

connected to CHB, the shield signals are connected as explained in previous paragraph. The FDC1004-Q1 performs a differential measurement when CHB field of the Measurements Configuration Registers (refer to 表 6-4) is less than to b100.

This configuration is very useful in applications where environment conditions need to be tracked. The differential measurement between the main electrode and the environment electrode makes the measurement independent of the environment conditions.




图 6-3. Differential Configuration

6.5 Programming

The FDC1004-Q1 operates only as a target device on the two-wire bus interface. Every device on the bus must have a unique address. Connection to the bus is made via the open-drain I/O lines, SDA, and SCL. The SDA and SCL pins feature integrated spike-suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The FDC1004-Q1 supports fast mode frequencies 10kHz to 400kHz. All data bytes are transmitted MSB first.

6.5.1 Serial Bus Address

To communicate with the FDC1004-Q1, the controller must first address target devices via a target address byte. The target address byte consists of seven address bits and a direction bit that indicates the intent to execute a read or write operation. The seven bit address for the FDC1004-Q1 is (MSB first): b101 0000.

6.5.2 Read/Write Operations

Access a particular register on the FDC1004-Q1 by writing the appropriate value to the Pointer Register. The pointer value is the first byte transferred after the target address byte with the R/W bit low. Every write operation to the FDC1004-Q1 requires a value for the pointer register. When reading from the FDC1004-Q1, the last value stored in the pointer by a write operation is used to determine which register is read by a read operation. To change the pointer register for a read operation, a new value must be written to the pointer. This transaction is accomplished by issuing the target address byte with the R/W bit low, followed by the pointer byte. No additional data is required. The controller can then generate a START condition and send the target address byte with the R/W bit high to initiate the read command. Note that register bytes are sent MSB first, followed by the LSB. A write operation in a read only registers such as MANUFACTURER ID or SERIAL ID returns a NACK after each

data byte; read/write operation to unused address returns a NACK after the pointer; a read/write operation with incorrect I²C address returns a NACK after the I²C address.




图 6-4. Write Frame




图 6-5. Read Frame

6.5.3 Device Usage

The basic usage model of the FDC1004-Q1 is to simply follow these steps:

1. Configure measurements (for details, refer to [Measurement Configuration](#)).
2. Trigger a measurement set (for details, refer to [Triggering Measurements](#)).
3. Wait for measurement completion (for details, refer to [Wait for Measurement Completion](#)).
4. Read measurement data (for details, refer to [Read of Measurement Result](#)).

6.5.3.1 Measurement Configuration

Configuring a measurement involves setting the input channels and the type of measurement (single-ended or differential).

The FDC1004-Q1 can be configured with up to 4 separate measurements, where each measurement can be any valid configuration (that is, a specific channel can be used in multiple measurements). There is a dedicated configuration register for each of the 4 possible measurements (for example, MEAS_CONF1 in register 0x08 configures measurement 1, MEAS_CONF2 in register 0x09 configures measurement 2, ...). Configuring only one measurement is allowed, and it can be one of the 4 possible measurement configurations.

1. Set up the input channels for each measurement. Determine which of the 4 measurement configuration registers to use (registers 0x08 to 0x0A) and set the following:

- a. For single-ended measurement:
 - i. Select the positive input pin for the measurement by setting the CHA field (bits[15:13]).
 - ii. Set CAPDAC (bits[9:5]) if the channel offset capacitance is more than 15pF.
 - b. For a differential measurement:
 - i. Select the positive input pin for the measurement by setting the CHA field (bits[15:13]).
 - ii. Select the negative input pin for the measurement by setting the CHB field (bits[12:10]). Note that the CAPDAC setting has no effect for a differential measurement.
2. Determine the appropriate sample rate. The sample rate sets the resolution of the measurement. Lower the sample rate higher is the resolution of the measurement.

6.5.3.2 Triggering Measurements

For a single measurement, trigger the desired measurement (that is, which one of the configured measurements) when needed by:

1. Setting REPEAT (Register 0x0C:bit[8]) to 0.
2. Setting the corresponding MEAS_x field (Register 0x0C:bit[7:4]) to 1.
 - For example, to trigger a single measurement of Measurement 2 at a rate of 100S/s, set Address 0x0C to 0x0540.

Note that, at a given time, only one measurement of the configured measurements can be triggered in this manner (that is, MEAS_1 and MEAS_2 cannot both be triggered in a single operation).

The FDC1004-Q1 can also trigger a new measurement on the completion of the previous measurement (repeated measurements). This is set up by:

1. Setting REPEAT (Register 0x0C:bit[8]) to 1.
2. Setting the corresponding MEAS_x field (Register 0x0C:bit[7:4]) to 1.

When the FDC1004-Q1 is setup for repeated measurements, multiple configured measurements (up to a maximum of 4) can be performed in this manner, but Register 0x0C must be written in a single transaction.

6.5.3.3 Wait for Measurement Completion

Wait for the triggered measurements to complete. When the measurements are complete, the corresponding DONE_x field (Register 0x0C:bits[3:0]) is set to 1.

6.5.3.4 Read of Measurement Result

Read the result of the measurement from the corresponding registers:

- 0x00/0x01 for Measurement 1
- 0x02/0x03 for Measurement 2
- 0x04/0x05 for Measurement 3
- 0x06/0x07 for Measurement 4

The measurement results span 2 register addresses; both registers must be read to have a complete conversion result. The lower address (for example, 0x00 for Measurement 1) must be read first, then the upper address read afterwards (for example, 0x01 for Measurement 1).

When the measurement read is complete, the corresponding DONE_x field (Register 0x0C:bits[3:0]) returns to 0.

If an additional single triggered measurement is desired, simply perform the Trigger, Wait, Read steps again.

If the FDC1004-Q1 is set up for repeated measurements (Register 0x0C:bit[8]) = 1), the FDC1004-Q1 continuously measures until the REPEAT field (Register 0x0C:bit[8]) is set to 0, even if the results are not read back.

6.6 Register Maps

表 6-1. Register Map

Pointer	Register Name	Reset Value	Description
0x00	MEAS1_MSB	0x0000	MSB portion of Measurement 1

表 6-1. Register Map (续)

Pointer	Register Name	Reset Value	Description
0x01	MEAS1_LSB	0x0000	LSB portion of Measurement 1
0x02	MEAS2_MSB	0x0000	MSB portion of Measurement 2
0x03	MEAS2_LSB	0x0000	LSB portion of Measurement 2
0x04	MEAS3_MSB	0x0000	MSB portion of Measurement 3
0x05	MEAS3_LSB	0x0000	LSB portion of Measurement 3
0x06	MEAS4_MSB	0x0000	MSB portion of Measurement 4
0x07	MEAS4_LSB	0x0000	LSB portion of Measurement 4
0x08	CONF_MEAS1	0x1C00	Measurement 1 Configuration
0x09	CONF_MEAS2	0x1C00	Measurement 2 Configuration
0x0A	CONF_MEAS3	0x1C00	Measurement 3 Configuration
0x0B	CONF_MEAS4	0x1C00	Measurement 4 Configuration
0x0C	FDC_CONF	0x0000	Capacitance to Digital Configuration
0x0D	OFFSET_CAL_CIN1	0x0000	CIN1 Offset Calibration
0x0E	OFFSET_CAL_CIN2	0x0000	CIN2 Offset Calibration
0x0F	OFFSET_CAL_CIN3	0x0000	CIN3 Offset Calibration
0x10	OFFSET_CAL_CIN4	0x0000	CIN4 Offset Calibration
0x11	GAIN_CAL_CIN1	0x4000	CIN1 Gain Calibration
0x12	GAIN_CAL_CIN2	0x4000	CIN2 Gain Calibration
0x13	GAIN_CAL_CIN3	0x4000	CIN3 Gain Calibration
0x14	GAIN_CAL_CIN4	0x4000	CIN4 Gain Calibration
0xFE	Manufacturer ID	0x5449	ID of Texas Instruments
0xFF	Device ID	0x1004	ID of FDC1004-Q1 device

Registers from 0x15 to 0xFD are reserved and should not be written to.

6.6.1 Registers

The FDC1004-Q1 has an 8-bit pointer used to address a given data register. The pointer identifies which of the data registers should respond to a read or write command on the two-wire bus. This register is set with every write command. A write command must be issued to set the proper value in the pointer before executing a read command. The power-on reset (POR) value of the pointer is 0x00.

6.6.1.1 Capacitive Measurement Registers

The capacitance measurement registers are 24-bit result registers in binary format (the 8 LSBs D[7:0] are always 0x00). The result of the acquisition is always a 24 bit value, while the accuracy is related to the selected conversion time (refer to). The data is encoded in a Two's complement format. The result of the measurement can be calculated by the following formula:

$$\text{Capacitance (pf)} = ((\text{Two's Complement (measurement [23:0])}) / 2^{19}) + C_{\text{offset}} \quad (1)$$

where

- C_{offset} is based on the CAPDAC setting.

6.6.2 Measurement Registers

表 6-2. Measurement Registers Description (0x00, 0x02, 0x04, 0x06)

Field Name	Bits	Description
MSB_MEASn ⁽¹⁾	[15:0]	Most significant 16 bits of Measurement n (read only)

(1) MSB_MEAS1 = register 0x00, MSB_MEAS2 = register 0x02, MSB_MEAS3 = register 0x04, MSB_MEAS4 = register 0x06

表 6-3. Measurement Registers Description (0x01, 0x03, 0x05, 0x07)

Field Name	Bits	Description
LSB_MEASn ⁽¹⁾	[15:8]	Least significant 8 bits of Measurement n (read only)
	[7:0]	Reserved Reserved, always 0 (read only)

(1) LSB_MEAS1 = register 0x01, LSB_MEAS2 = register 0x03, LSB_MEAS3 = register 0x05, LSB_MEAS4 = register 0x07

6.6.3 Measurement Configuration Registers

These registers configure the input channels and CAPDAC setting for a measurement.

表 6-4. Measurement Configuration Registers Description (0x08, 0x09, 0x0A, 0x0B)

Field Name	Bits	Description	
CHA ^{(1) (2)}	[15:13]	Positive input channel capacitive to digital converter	b000 CIN1
			b001 CIN2
			b010 CIN3
			b011 CIN4
CHB ^{(1) (2)}	[12:10]	Negative input channel capacitive to digital converter	b000 CIN1
			b001 CIN2
			b010 CIN3
			b011 CIN4
			b100 CAPDAC
	b111 DISABLED		
CAPDAC	[9:5]	Offset	b00000 0pF (minimum programmable offset)
		Capacitance	----- Configure the single-ended measurement capacitive offset: $C_{\text{offset}} = \text{CAPDAC} \times 3.125\text{pF}$
			b11111 96.875pF (maximum programmable offset)

表 6-4. Measurement Configuration Registers Description (0x08, 0x09, 0x0A, 0x0B) (续)

Field Name	Bits	Description	
RESERVED	[04:00]	Reserved	Reserved, always 0 (read only)

- (1) It is not permitted to configure a measurement where the CHA field and CHB field hold the same value (for example, if CHA=b010, CHB cannot also be set to b010).
- (2) It is not permitted to configure a differential measurement between CHA and CHB where CHA > CHB (for example, if CHA=b010, CHB cannot be b001 or b000).

6.6.4 FDC Configuration Register

This register configures measurement triggering and reports measurement completion.

表 6-5. FDC Register Description (0x0C)

Field Name	Bits	Description		
RST	[15]	Reset	0	Normal operation
			1	Software reset: write a 1 to initiate a device reset; after completion of reset, this field returns to 0
RESERVED	[14:12]	Reserved	Reserved, always 0 (read only)	
RATE	[11:10]	Measurement Rate	b00	Reserved
			b01	100S/s
			b10	200S/s
			b11	400S/s
RESERVED	[9]	Reserved	Reserved, always 0 (read only)	
REPEAT	[8]	Repeat Measurements	0	Repeat disabled
			1	Repeat enabled, all the enabled measurement are repeated
MEAS_1	[7]	Initiate Measurements	0	Measurement 1 disabled
			1	Measurement 1 enabled
MEAS_2	[6]	Initiate Measurements	0	Measurement 2 disabled
			1	Measurement 2 enabled
MEAS_3	[5]	Initiate Measurements	0	Measurement 3 disabled
			1	Measurement 3 enabled
MEAS_4	[4]	Initiate Measurements	0	Measurement 4 disabled
			1	Measurement 4 enabled
DONE_1	[3]	Measurement Done	0	Measurement 1 not completed
			1	Measurement 1 completed
DONE_2	[2]	Measurement Done	0	Measurement 2 not completed
			1	Measurement 2 completed
DONE_3	[1]	Measurement Done	0	Measurement 3 not completed
			1	Measurement 3 completed
DONE_4	[0]	Measurement Done	0	Measurement 4 not completed
			1	Measurement 4 completed

6.6.5 Offset Calibration Registers

These registers configure a digitized capacitance value in the range of - 16pF to 16pF (maximum residual offset 250 aF) that can be added to each channel to remove parasitic capacitance due to external circuitry. In addition to the offset calibration capacitance which is a fine-tune offset capacitance, it is possible to support a larger offset by using the CAPDAC (for up to 100pF). These 16-bit registers are formatted as a fixed point number, where the first 5 bits represents the integer portion of the capacitance in Two's complement format, and the remaining 11 bits represent the fractional portion of the capacitance.

表 6-6. Offset Calibration Registers Description (0x0D, 0x0E, 0x0F, 0x10)

Field Name	Bits	Description	
OFFSET_CALn ⁽¹⁾	[15:11]	Integer part	Integer portion of the Offset Calibration of Channel CINn
	[10:0]	Decimal part	Decimal portion of the Offset Calibration of Channel CINn

(1) OFFSET_CAL1 = register 0x0D, OFFSET_CAL2 = register 0x0E, OFFSET_CAL3 = register 0x0F, OFFSET_CAL4 = register 0x10

6.6.6 Gain Calibration Registers

These registers contain a gain factor correction in the range of 0 to 4 that can be applied to each channel to remove gain mismatch due to the external circuitry. This 16-bit register is formatted as a fixed point number, where the 2 MSBs of the GAIN_CALn register correspond to an integer portion of the gain correction, and the remaining 14 bits represent the fractional portion of the gain correction. The result of the conversion represents a number without dimensions.

The Gain can be set according to the following formula:

$$\text{Gain} = \text{GAIN_CAL}[15:0]/2^{14}$$

表 6-7. Gain Calibration Registers Description (0x11, 0x12, 0x13, 0x14)

Field Name	Bits	Description	
GAIN_CALn ⁽¹⁾	[15:14]	Integer part	Integer portion of the Gain Calibration of Channel CINn
	[13:0]	Decimal part	Decimal portion of the Gain Calibration of Channel CINn

(1) GAIN_CAL1 = register 0x11, GAIN_CAL2 = register 0x12, GAIN_CAL3 = register 0x13, GAIN_CAL4 = register 0x14

6.6.7 Manufacturer ID Register

This register contains a factory-programmable identification value that identifies this device as being manufactured by Texas Instruments. This register distinguishes this device from other devices that are on the same I²C bus. The manufacturer ID reads 0x5449.

表 6-8. Manufacturer ID Register Description (0xFE)

Field Name	Bits	Description	
MANUFACTURER ID	[15:0]	Manufacturer ID	0x5449h Texas instruments ID (read only)

6.6.8 Device ID Register

This register contains a factory-programmable identification value that identifies this device as a FDC1004-Q1. This register distinguishes this device from other devices that are on the same I²C bus. The Device ID for the FDC1004-Q1 is 0x1004.

表 6-9. Device ID Register Description (0xFF)

Field Name	Bits	Description	
DEVICE ID	[15:0]	Device ID	0x1004 FDC1004-Q1 Device ID (read only)

7 Applications and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

7.1 Application Information

7.1.1 Liquid Level Sensor

The FDC1004-Q1 can be used to measure liquid level in non-conductive containers. Capacitive sensors can be attached to the outside of the container or be located remotely from the container, allowing for contact-less measurements. The working principle is based on a ratiometric measurement; 图 7-1 shows a possible system implementation which uses three electrodes. The Level electrode provides a capacitance value proportional to the liquid level. The Reference Environmental electrode and the Reference Liquid electrode are used as references. The Reference Liquid electrode accounts for the liquid dielectric constant and variation, while the Reference Environmental electrode is used to compensate for any other environmental variations that are not due to the liquid itself. Note that the Reference Environmental electrode and the Reference Liquid electrode are the same physical size (h_{REF}).

For this application, single-ended measurements on the appropriate channels are appropriate, as the tank is grounded.

Use the following formula to determine the liquid level from the measured capacitances:

$$Level = h_{ref} \frac{C_{Lev} - C_{Lev}(0)}{C_{RL} - C_{RE}}$$

where

- C_{RE} is the capacitance of the Reference Environmental electrode,
- C_{RL} is the capacitance of the Reference Liquid electrode,
- C_{Lev} is the current value of the capacitance measured at the Level electrode sensor,
- $C_{Lev}(0)$ is the capacitance of the Level electrode when the container is empty, and
- h_{REF} is the height in the desired units of the Container or Liquid Reference electrodes.

The ratio between the capacitance of the level and the reference electrodes allows simple calculation of the liquid level inside the container itself. Very high sensitivity values (that is, many LSB/mm) can be obtained due to the high resolution of the FDC1004-Q1, even when the sensors are located remotely from the container.

For more information on a robust liquid level sensing technique, refer to application note [Capacitive Sensing: Out-of-Phase Liquid Level Technique](#) application note and the ([TIDA-00317 Capacitive-Based Liquid Level Sensing Sensor Reference Design](#)).

7.2 Typical Application




图 7-1. FDC1004-Q1 (Liquid Level Measurement)

7.2.1 Design Requirements

Make sure the liquid level measurement is independent of the liquid, which can be achieved using the 3-electrode design described above. Moreover, make sure the sensor is immune to environmental interferences such as a human body, other objects, or EMI. This can be achieved by shielding the side of the sensor which does not face the container.

7.2.2 Detailed Design Procedure

In capacitive sensing systems, the design of the sensor plays an important role in determining system performance and capabilities. In most cases the sensor is simply a metal plate that can be designed on the PCB.

The sensor used in this example is implemented with a two-layer PCB. On the top layer, which faces the tank, there are the 3 electrodes (Reference Environmental, Reference Liquid, and Level) with a ground plane surrounding the electrodes. The bottom layer is covered with a shield plane to isolate the electrodes from any external interference sources.

Depending on the shape of the container, the FDC1004-Q1 can be located on the sensor PCB to minimize the length of the traces between the input channels and the sensors and increase the immunity from EMI sources. In case the shape of the container or other mechanical constraints do not allow having the sensors and the FDC1004-Q1 on the same PCB, the traces which connect the channels to the sensor need to be shielded with the appropriate shield. In this design example all of the channels are shielded with SHLD1. For this configuration, the FDC1004-Q1 measures the capacitance of the 3 channels versus ground; and so the SHLD1 and SHLD2 pins are internally shorted in the FDC1004-Q1 (see [The Shield](#)).

7.2.3 Application Curve

The data shown below has been collected with the FDC1004QEVM. A liquid level sensor with 3 electrodes like the one shown in the schematic was connected to the EVM. The plot shows the capacitance measured by the 3 electrodes at different levels of liquid in the tank. The capacitance of the Reference Liquid (the RF trace in the graph below) and Reference Environmental (the RE trace) sensors have a steady value when the liquid is above their height while the capacitance of the level sensor (Level) increases linearly with the height of the liquid in the tank.




图 7-2. Electrode Capacitance vs Liquid Level

7.3 Best Design Practices

Avoid long traces to connect the sensor to the FDC1004-Q1. Short traces reduce parasitic capacitances between shield versus input channel and parasitic resistance between input channel versus GND and shield versus GND.

The sensor in many cases is simply a metal surface on a PCB, therefore the sensor must be protected with solder resist to avoid short circuits and limit any corrosion. Any change in the sensor can result in a change in system performance.

7.4 Initialization Set Up

At power on the device is in standby. The FDC1004-Q1 stays in this mode until a measurement is triggered.

7.5 Power Supply Recommendations

The FDC1004-Q1 requires a voltage supply within 3V and 3.6V. Two multilayer ceramic bypass X7R capacitors of 0.1 μ F and 1 μ F, respectively between VDD and GND pin are recommended. Make sure the 0.1 μ F capacitor is closer to the VDD pin than the 1 μ F capacitor.

7.6 Layout

7.6.1 Layout Guidelines

The FDC1004-Q1 measures the capacitances connected between the CINn (n=1..4) pins and GND. To get the best result, locate the FDC1004-Q1 as close as possible to the capacitive sensor. Minimize the connection length between the sensor and FDC1004-Q1 CINn pins and between the sensor ground and the FDC1004-Q1 GND pin. If a shielded cable is used for remote sensor connection, connect the shield to the SHLDm (m=1...2) pin according to the configured measurement.

7.6.2 Layout Example

图 7-3 below is optimized for applications where the sensor is not too far from the FDC1004-Q1. Each channel trace runs between 2 shield traces. This layout allows the measurements of 4 single ended capacitance or 2 differential capacitance. The ground plane needs to be far from the channel traces, it is mandatory around or below the I²C pin.




图 7-3. Layout

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application note](#)
- Texas Instruments, [FDC1004: Basics of Capacitive Sensing and Applications application note](#)
- Texas Instruments, [Capacitive Sensing: Ins and Outs of Active Sensing application note](#)
- Texas Instruments, [Capacitive Sensing: Out-of-Phase Liquid Level Technique application note](#)
- Texas Instruments, [Capacitive Proximity Sensing Using the FDC1004 application note](#)
- Texas Instruments, [Ice Buildup Detection Using TI's Capacitive Sensing Technology - FDC1004 application note](#)

8.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.3 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

Changes from Revision * (April 2015) to Revision A (October 2024)	Page
• 将数据表标题从“FDC1004Q 适用于电容式感应解决方案的 4 通道电容数字转换器”更改为 FDC1004-Q1 适用于电容式感应应用的 4 通道电容数字转换器.....	1
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 将提到 I ² C 的旧术语实例通篇更改为控制器和目标。.....	1
• 将 器件信息 表更改为 封装信息	1
• Added Parameter not tested in production	6
• Changed CINx to CINn throughout	10
• Added note for Applications and Implementation section.....	20

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
FDC1004QDGSRQ1	ACTIVE	VSSOP	DGS	10	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	ZAOX	Samples
FDC1004QDGSTQ1	OBSOLETE	VSSOP	DGS	10		TBD	Call TI	Call TI	-40 to 125	ZAOX	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF FDC1004-Q1 :

- Catalog : [FDC1004](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
FDC1004QDGSRQ1	VSSOP	DGS	10	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
FDC1004QDGSRQ1	VSSOP	DGS	10	3500	367.0	367.0	35.0

DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4221984/A 05/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.

EXAMPLE BOARD LAYOUT


DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221984/A 05/2015

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司