











INA381

ZHCSHT3B - DECEMBER 2017 - REVISED OCTOBER 2019

# 具有集成比较器的 INA381 26V 高速电流感应放大器

## 1 特性

- 共模输入范围: -0.2V 至 +26V
- 高精度放大器:
  - T<sub>A</sub> = 25°C 时的失调电压
    - V<sub>CM</sub> = 12V 时为 500μV (最大值)
    - V<sub>CM</sub> = 0V 时为 150µV (最大值)
  - 失调电压漂移: 1µV/°C(最大值)
  - 增益误差: 25°C 时为 1% (最大值)
  - 增益误差漂移: 20ppm/°C (最大值)
- 可用放大器增益:
  - INA381A1: 20V/V
  - INA381A2: 50V/V
  - INA381A3: 100V/V
  - INA381A4: 200V/V
- 开漏比较器:
  - 迟滞: 50mV
  - 传播延迟: 400ns (典型值)
  - 通过外部基准电压设置警报阈值
  - 支持透明和锁存模式
- 封装: VSSOP-10 和 WSON-8

## 2 应用

- 商用网络和服务器 PSU
- 商用直流/直流转换器
- 直流输入 BLDC 电机驱动器
- 无线电动工具
- 耳麦、耳机和耳塞

## 3 说明

INA381 包含 26V 共模电流感应放大器和高速比较器。该器件通过测量分流电阻器两侧的电压并将该电压与用户定义的阈值限值(通过比较器基准引脚进行设置)作比较来检测过流情况。该电流分流监控器可在独立于电源电压的 -0.2V 至 26V 共模电压范围内测量差动电压信号。

开漏极警报输出可配置为在两种模式下运行:透明或锁存。在透明模式下,输出状态与输入状态保持一致。在锁存模式下,警报输出仅在锁存复位时清除。独立比较器大信号警报响应时间小于 2μs,能够快速检测过流事件。由 INA381 提供的总系统过电流保护响应时间小于10μs。


该器件由 2.7V 至 5.5V 单电源供电,消耗取最大电源 电流为 350µA。该器件具有-40°C 至 +125°C 的工作 温度范围,并采用 8 引脚和 10 引脚 VSSOP 封装。

#### 器件信息(1)

	HI 11 11 10.						
器件型号	封装	封装尺寸 (标称值)					
INIA 204	VSSOP (10)	3.00mm × 3.00mm					
INA381	WSON (8)	2.00mm × 2.00mm					

(1) 如需了解所有可用封装,请参阅数据表末尾的封装选项附录。

#### 典型应用





$\neg$	$\Rightarrow$
-	ملب
-	w

4	杜上村	7.4 Device Functional Modes 1
1	特性	
2	应用 1	8 Applications and Implementation 1
3	说明1	8.1 Application Information 1
4	修订历史记录 2	8.2 Typical Applications2
5	Pin Configuration and Functions	9 Power Supply Recommendations 2
6	Specifications4	10 Layout 3
	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines 3
	6.2 ESD Ratings	10.2 Layout Example 3
	6.3 Recommended Operating Conditions	11 器件和文档支持3
	6.4 Thermal Information	11.1 文档支持3
	6.5 Electrical Characteristics	11.2 接收文档更新通知3
	6.6 Typical Characteristics 6	11.3 支持资源 3
7	Detailed Description	11.4 商标3
•	7.1 Overview	11.5 静电放电警告
	7.2 Functional Block Diagram	11.6 Glossary3
	7.3 Feature Description	12 机械、封装和可订购信息3


# 4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

CI	hanges from Revision A (April 2018) to Revision B	Page
•	已添加 在数据表中添加了 DGS (VSSOP-8) 封装和相关内容	1
•	已添加 失调电压和增益误差特性列表项中添加了 额定 温度	1
•	已更改 将响应时间 特性 列表项 500ns 更改成了传播延迟 400ns	1
•	已更改 在 新项目中添加了应用列表项	1
•	Added plus-minus symbol to TYP and MAX values of comparator offset voltage	5
<u>•</u>	已更改 Figure 54 to remove reset connection to supply	30
CI	hanges from Original (December 2017) to Revision A	Page
•	已发布至生产	1



## 5 Pin Configuration and Functions





## **Pin Functions**

PIN			TVDE	DESCRIPTION	
NAME	DGS	DSG	TYPE	DESCRIPTION	
ALERT	3	3	Digital output	Overlimit alert, active low, open-drain output	
CMPIN	8	6	Analog input	Signal input to the comparator	
CMPREF	7	5	Analog input	Input reference to the comparator	
GND	5	_	Ground	Device ground. Connect the thermal pad to the system ground. See the layout example in   ■ 54.	
IN-	10	8	Analog input	Connect this pin to the load side of the shunt resistor	
IN+	1	1	Analog input	Connect this pin to the supply side of the shunt resistor	
NC	6	_	_	Not internal connection to device. This pin can be left floating, grounded, or connected to the supply.	
RESET	4	4	Digital input	Transparent or latch mode selection input. See the <i>Alert Modes</i> section for a detailed description on pin connections.	
VOUT	9	7	Analog output	Current-sense amplifier output voltage	
VS+	2	2	Supply	Power supply: 2.7 V to 5.5 V	
Thermal Pad	_	Thermal Pad	_	Ground reference for the device that is also the thermal pad used to conduct heat from the device. Tie this pad externally to ground.	



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
Vs	Supply voltage			6	V
\/ \/	Analog inputs (IN+, IN–)	Differential (V <sub>IN+</sub> ) – (V <sub>IN-</sub> ) <sup>(2)</sup>	-26	26	\/
$V_{IN+}, V_{IN-}$		Common-mode (3)	GND - 0.3	26	V
V	Analog input	CMPIN	GND - 0.3	$(V_S) + 0.3$	V
VI		CMPREF	GND - 0.3	$(V_S) + 0.3$	V
Vo	Analog output	OUT	GND - 0.3	$(V_S) + 0.3$	V
	Digital input	RESET	GND - 0.3	$(V_S) + 0.3$	V
	Digital output	ALERT	GND - 0.3	6	V
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V 51	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CM</sub>	Common-mode input voltage	-0.2	12	26	V
Vs	Operating supply voltage	2.7	5	5.5	V
T <sub>A</sub>	Operating free-air temperature	-40		125	°C

#### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		INA	INA381		
		DGS (VSSOP)	DSG (WSON)	UNIT	
		10 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	188.6	77	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	78.1	96.5	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	111.0	43.4	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	17.5	5.4	°C/W	
$\Psi_{JB}$	Junction-to-board characterization parameter	109.2	43.6	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	18.8	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup>  $V_{IN+}$  and  $V_{IN-}$  are the voltages at the IN+ and IN- pins, respectively.

<sup>(3)</sup> Input voltage may exceed the voltage shown without causing damage to the device if the current at that terminal is limited to 5 mA.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Electrical Characteristics

at  $T_A = 25$ °C,  $V_{SENSE} = V_{IN+} - V_{IN-} = 10$  mV,  $V_S = 5$  V,  $V_{IN+} = 12$  V, and CMPREF = 2 V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
CMRR	Common-mode rejection ratio, RTI <sup>(1)</sup>	$V_{IN+} = 0 \text{ V to } 26 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	84	100		dB
	(1)	V <sub>IN+</sub> = 12 V, V <sub>IN-</sub> = 12 V		±100	±500	
Vos	Offset voltage, RTI <sup>(1)</sup>	V <sub>IN+</sub> = 0 V, V <sub>IN-</sub> = 0 V		±25	±150	μV
dV <sub>OS</sub> /dT	Offset voltage drift, RTI <sup>(1)</sup>	T <sub>A</sub> = -40°C to +125°C		0.1	1	μV/°C
PSRR	Power-supply rejection ratio	$V_S = 2.7 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±8	±40	μV/V
I <sub>B</sub>	Input bias current	$V_{SENSE} = 0 \text{ mV}, I_{B+}, I_{B-}$		80		μА
los	Input offset current	V <sub>SENSE</sub> = 0 mV		±0.05		μA
OUTPUT		1 2 2	1		I	
		INA381A1		20		
_		INA381A2		50		
G	Gain	INA381A3		100		V/V
		INA381A4		200		
E <sub>G</sub>	Gain error	VOUT = 0.5 V to V <sub>S</sub> – 0.5 V	:	±0.1%	±1%	
	Gain error drift	$T_A = -40$ °C to +125°C		1.5	20	ppm/°C
	Nonlinearity error	$V_{OLIT} = 0.5 \text{ V to } V_{S} - 0.5 \text{ V}$	±(	0.01%		11:12
	Maximum capacitive load	No sustained oscillation		1		nF
VOLTAGI	E OUTPUT		1			
	Swing to V <sub>S</sub> power-supply rail	$R_L = 10 \text{ k}\Omega \text{ to GND, } T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	V <sub>e</sub> -	- 0.02	V <sub>S</sub> - 0.05	V
				' <sub>GND</sub> +	V <sub>GND</sub> +	
	Swing to GND <sup>(2)</sup>	$R_L = 10 \text{ k}\Omega \text{ to GND}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	C	.0005	0.005	V
FREQUE	NCY RESPONSE					
		INA381A1		350		
D\\/	Bandwidth	INA381A2		210		kHz
BW		INA381A3		150		
		INA381A4		105		
SR	Slew rate			2		V/µs
NOISE						
	Voltage noise density			40		nV/√H
COMPAR	ATOR		-1		<u>'</u>	
	Propagation delay time, comparator only	CMPIN Input overdrive = 20 mV		0.4	1	
	Large-signal propagation delay, comparator only	CMPIN step = 0.5 V to 4.5, V <sub>CMPREF</sub> = 4 V		0.4	2	
t <sub>p</sub>	Small-signal total alert propogation delay, comparator and amplifier	Input overdrive = 1 mV		2	5	μs
	Slew rate limited total alert propagation delay, comparator and amplifier	V <sub>OUT</sub> = 0.5 V to 4.5, V <sub>CMPREF</sub> = 4 V		3	10	
Vos	Comparator offset voltage			±1	±5	mV
HYS	Hysteresis			50		mV
V <sub>IH</sub>	High-level input voltage		1.4		6	V
V <sub>IL</sub>	Low-level input voltage		0		0.4	V
V <sub>OL</sub>	Alert low-level output voltage	I <sub>OL</sub> = 3 mA		70	300	mV
	ALERT pin leakage input current	V <sub>OH</sub> = 3.3 V		0.1	1	μА
	Digital leakage input current	$0 \le V_{IN} \le V_{S}$		1		μА
POWER S	SUPPLY		*		"	
		V <sub>SENSE</sub> = 10 mV, T <sub>A</sub> = +25°C		250	350	
I <sub>Q</sub>	Quiescent current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			450	μА

<sup>(1)</sup> RTI = referred-to-input.

<sup>(2)</sup> Swing specifications are tested with an overdriven input condition.


## TEXAS INSTRUMENTS


#### 6.6 Typical Characteristics






## Typical Characteristics (接下页)






# TEXAS INSTRUMENTS


## Typical Characteristics (接下页)








## Typical Characteristics (接下页)




# TEXAS INSTRUMENTS

## Typical Characteristics (接下页)






## Typical Characteristics (接下页)





## Typical Characteristics (接下页)





## 7 Detailed Description


#### 7.1 Overview

The INA381 is a zero-drift topology, current-sensing amplifier with an integrated comparator that can be used in both low-side and high-side current-sensing and protection applications. This specially designed, current-sensing amplifier accurately measures voltages developed across current-sensing resistors (also known as *current-shunt resistors*) on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 26 V, and the device can be powered from supply voltages as low as 2.7 V. The device can also withstand the full 26-V common-mode voltage at the input pins when the supply voltage is removed without causing damage.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as 150  $\mu$ V, and a temperature contribution of only 1  $\mu$ V/°C over the full temperature range of –40°C to +125°C. The low total offset voltage of the INA381 enables the use of smaller current-sense resistor values, and allows for more efficient system operation without sacrificing measurement accuracy due to the smaller input signal.

The device uses a reference input that simplifies setting the corresponding current threshold level to use for outof-range comparison. Combining the precision measurement of the current-sense amplifier and the onboard comparator enables an all-in-one overcurrent detection device. This combination creates a highly-accurate design that quickly detects out-of-range conditions, and allows the system to take corrective actions to prevent potential component or system-wide damage.

#### 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Wide Input Common-Mode Voltage Range

The INA381 supports input common-mode voltages from -0.2 V to +26 V. As a result of the internal topology, the common-mode range is not restricted by the power-supply voltage ( $V_S$ ) as long as  $V_S$  stays within the operational range of 2.7 V to 5.5 V. As 840 S shows, the ability to operate with common-mode voltages greater or less than  $V_S$  allows the INA381 to be used in high-side, as well as low-side, current-sensing applications.




图 40. High-Side and Low-Side Current Sensing

#### 7.3.2 Precise Low-Side Current Sensing

When used in low-side current-sensing applications, the offset voltage of the INA381 is less than 150  $\mu$ V. The low offset performance of the device has several benefits. First, the low offset allows the device to be used in applications that must measure current over a wide dynamic range. In this case, the low offset voltage improves accuracy when the sense currents are on the low end of the measurement range. Another advantage of low offset voltage is the ability to sense lower voltage drops across the sense resistor accurately, thus allowing for a lower-value shunt resistor. Lower-value shunt resistors reduce power loss in the current-sense circuit, and help improve the power efficiency of the end application.

The gain error of the INA381 is specified to be within 1% of the actual value. As the sensed voltage becomes much larger than the offset voltage, this gain error becomes the dominant source of error in the current-sense measurement.

#### 7.3.3 High Bandwidth and Slew Rate

The INA381 supports small-signal bandwidths as high as 350 kHz, and large-signal slew rates of 2 V/µs. The ability to detect rapid changes in the sensed current, as well as the ability to quickly slew the output, makes the INA381 a good choice for applications that require a quick response to input current changes. One application that requires high bandwidth and slew rate is low-side motor control, where the ability to follow rapid changing current in the motor allows for more accurate control over a wider operating range. Another application that requires higher bandwidth and slew rates is system fault detection. The integrated comparator within the INA381 is designed to quickly detect when the sense current is out-of-range, and provide a digital output on the ALERT pin for quicker and faster responses.



## Feature Description (接下页)

#### 7.3.4 Alert Output

The  $\overline{\text{ALERT}}$  pin is an active-low, open-drain output pulls low when the input conditions are out-of-range. This open-drain output pin is recommended to include a 10-k $\Omega$  pullup resistor to the supply voltage. This open-drain pin can be pulled up to a voltage beyond the supply voltage, V<sub>S</sub>, but must not exceed 5.5 V.

₹ 41 shows the alert output response of the internal comparator. When the output voltage of the amplifier is less than the reference voltage set on CMPREF, the comparator output is in the default high state. When the amplifier output voltage exceeds the reference voltage set at the CMPREF pin, the comparator output becomes active and pulls low. This active low output indicates that the measured signal at the amplifier input has exceeded the programmed threshold level, indicating an overcurrent or out-of-range condition has occurred. See the Alert Modes section for more information about how to set the alert output behavior.




图 41. Overcurrent Alert Response

#### 7.3.5 Adjustable Overcurrent Threshold

The VOUT voltage is the amplified voltage developed across the current-sensing resistor. The signal developed at the VOUT pin is the input voltage across the IN+ and IN- pins multiplied by the gain of the amplifier. The INA381 has four gain options, as shown in 图 42: 20 V/V, 50 V/V, 100 V/V, and 200 V/V. If additional hysteresis is not required, directly connect the VOUT pin to the CMPIN pin.




图 42. Resistor Divider Voltage



## Feature Description (接下页)

The device determines if an overcurrent event is present by comparing the voltage on the CMPIN pin to the corresponding signal developed at the CMPREF pin. The threshold voltage for the CMPREF pin can be set with a resistive divider, or by connecting an external voltage source (such as a reference generator device). 

43 depicts the REF3140 used as an external reference source.




图 43. External Reference Voltage

#### 7.3.6 Comparator Hysteresis

The onboard comparator in the INA381 is designed to reduce the possibility of oscillations in the alert output when the measured signal level is near the overlimit threshold level as a result of noise. When the voltage (V<sub>CMPIN</sub>) exceeds the voltage developed at the CMPREF pin, the ALERT pin asserts and pulls low. The output voltage must drop to less than the CMPREF pin threshold voltage, as shown in ₹ 44, by the hysteresis level of 50 mV so that the ALERT pin deasserts and returns to the nominal high state. The INA381 is designed with a hysteresis of 50 mV.




图 44. Typical Comparator Hysteresis



#### 7.4 Device Functional Modes

#### 7.4.1 Alert Modes

The device has two output operating modes, transparent and latched, that are selected based on the RESET pin setting. These modes change how the ALERT pin responds after an alert when the overcurrent condition is removed.

#### 7.4.1.1 Transparent Output Mode

The device is set to transparent mode when the RESET pin is pulled low, allowing the output alert state to change and follow the input signal with respect to the programmed alert threshold. For example, when the differential input signal exceeds the alert threshold, the alert output pin is pulled low. When the differential input signal drops to less than the alert threshold, the output returns to the default high-output state. A common implementation using the device in transparent mode is to connect the ALERT pin to a hardware interrupt input on a microcontroller. When an overcurrent condition is detected and the ALERT pin is pulled low, the controller interrupt pin detects the output state change and begins making changes to the system operation required to address the overcurrent condition. Under this configuration, the ALERT pin high-to-low transition is captured by the microcontroller, and the output returns to the default high state when the overcurrent event is removed.

#### 7.4.1.2 Latch Output Mode

Some applications cannot continuously monitor the state of the output  $\overline{\text{ALERT}}$  pin to detect an overcurrent condition, as described in the *Transparent Output Mode* section. A typical example of this type of application is a system that only periodically polls the ALERT pin state to determine if the system is <u>functioning</u> correctly. If the device is set to transparent mode in this type of application, the state change of the ALERT pin can be missed when ALERT is pulled low if the out-of-range condition does not appear during one of these periodic polling events. Latch output mode is specifically intended to accommodate these applications.

As shown in 表 1, the device is placed into the corresponding output mode based on the signal connected to RESET. The difference between latch mode and transparent mode is how the alert output responds when an overcurrent event ends. In transparent mode (RESET = low), when the differential input signal drops below the limit threshold level after the ALERT pin asserts because of an overcurrent event, the state of the ALERT pin returns to the default high setting to indicate that the overcurrent event is complete.

表 1. Output Mode Settings

OUTPUT MODE	RESET PIN SETTING
Transparent	RESET = low
Latch	RESET = high

In latch mode (RESET = high), when an overlimit condition is detected and the ALERT pin is pulled low, the ALERT pin does not return to the default high state when the differential input signal drops to less than the alert threshold level. To clear the alert, the RESET pin must be pulled low for at least 100 ns. If the differential input signal is less than the alert threshold, pull the RESET pin low to return ALERT to the default high level. If the input signal exceeds the threshold limit when the RESET pin is pulled low, the ALERT pin remains low. When the alert condition is detected by the system controller, set the RESET pin back to high to place the device back in latch mode.






图 45. Transparent Mode Versus Latch Mode



## 8 Applications and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The INA381 is designed to enable easy configuration for detecting overcurrent conditions in an application. This device is individually targeted towards unidirectional overcurrent detection of a single threshold. However, this device can also be paired with additional devices and circuitry to create more complex monitoring functional blocks.

## 8.1.1 Select a Current-Sensing Resistor

The device measures the differential voltage developed across a resistor when current flows through the component to determine if the current being monitored exceeds a defined limit. This resistor is commonly referred to as a *current-sensing resistor* or a *current-shunt resistor*, with each term commonly used interchangeably. The flexible design of the device allows for measuring a wide differential input signal range across this current-sensing resistor.

Selecting the value of this current-sensing resistor is based primarily on two factors: the required accuracy of the current measurement and the allowable power dissipation across the current-sensing resistor. Larger voltages developed across this resistor allow for more accurate measurements to be made. Amplifiers have fixed internal errors that are largely dominated by the inherent input offset voltage. When the input signal decreases, these fixed internal amplifier errors become a larger portion of the measurement and increase the uncertainty in the measurement accuracy. When the input signal increases, the measurement uncertainty is reduced because the fixed errors are a smaller percentage of the signal being measured. Therefore, the use of larger-value, current-sensing resistors inherently improves measurement accuracy.

However, a system design trade-off must be evaluated through use of larger input signals for improving the measurement accuracy. Increasing the current-sense resistor value results in increased power dissipation across the current-sensing resistor. Increasing the value of the current-shunt resistor increases the differential voltage developed across the resistor when current passes through the component. This increase in voltage across the resistor increases the power that the resistor must be able to dissipate. Decreasing the value of the current-shunt resistor value reduces the power dissipation requirements of the resistor, but increases the measurement errors resulting from the decreased input signal. Selecting the optimal value for the shunt resistor requires factoring both the accuracy requirement for the specific application and the allowable power dissipation of this component.

An increasing number of very low ohmic-value resistors are becoming more widely available with values reaching down as low as 1 m $\Omega$  or lower with power dissipations of up to 5 W that enable large currents to be accurately monitored with sensing resistors.



## Application Information (接下页)

## 8.1.1.1 Select a Current-Sensing Resistor: Example

In this example, the trade-offs involved in selecting a current-sensing resistor are discussed. This example requires 5% accuracy for detecting a 10-A overcurrent event under 20 µs where only 250 mW is allowable for the dissipation across the current-sensing resistor at the full-scale current level. Although the maximum power dissipation is defined as 250 mW, a lower dissipation is preferred to improve system efficiency. Given the total error budget of 5%, the INA381 total error is less than 1%. The INA381 is well suited for this application because up to 1% of error is available to be attributed to the measurement error of the device under these conditions.

As shown in  $\frac{1}{8}$  2, the maximum value calculated for the current-sensing resistor with these requirements is 2.5 m $\Omega$ . Although this value satisfies the maximum power dissipation requirement of 250 mW, headroom is available from the 2.5% maximum total overcurrent detection error to reduce the value of the current-sensing resistor and reduce the power dissipation further. Selecting a 1.5-m $\Omega$ , current-sensing resistor value offers a good tradeoff for reducing the power dissipation in this scenario by approximately 40% and still remaining within the accuracy region.

表 2. Calculating the Current-Sensing Resistor (R<sub>SENSE</sub>)

	_			
	PARAMETER	EQUATION	VALUE	UNIT
I <sub>MAX</sub>	Maximum current		10	Α
P <sub>D_MAX</sub>	Maximum allowable power dissipation		250	mW
R <sub>SENSE_MAX</sub>	Maximum allowable R <sub>SENSE</sub>	$P_{D\_MAX} / I_{MAX}^2$	2.5	mΩ
Vos	Offset voltage, V <sub>CM</sub> = 12 V		500	μV
V <sub>OS_ERROR</sub>	Initial offset voltage error	$(V_{OS} / (R_{SENSE\_MAX} \times I_{MAX}) \times 100$	2%	
E <sub>G</sub>	Gain error		1%	
ERROR <sub>TOTAL</sub>	Total measurement error	$\sqrt{(V_{OS\_ERROR}^2 + E_G^2)}$	2.23%	
	Allowable current threshold accuracy		5%	
t <sub>p</sub>	Total system overcurrent response time		10	μs
	Allowable overcurrent response		20	μs



#### 8.1.2 Increase Comparator Hysteresis

The onboard comparator of the device is designed with a hysteresis of 50 mV. The INA381 is designed for the user to change the hysteresis from a preset value of 50 mV by connecting an external resistor between VOUT and CMPIN. 

8 46 shows a detailed block diagram of adding additional hysteresis.




图 46. Increase Hysteresis to the Comparator

The default hysteresis is 50 mV. Internal to the comparator, the INA381 has a current source of 4  $\mu$ A in series with 12.5 k $\Omega$ . The internal current source and hysteresis of the comparator is set by the internal hysteresis control circuit that is enabled only after ALERT is asserted low. ALERT is asserted low during an overcurrent condition when the voltage on VOUT exceeds the threshold set on the CMPREF pin. The internal 4- $\mu$ A hysteresis circuits are triggered only after ALERT is asserted low.

To increase hysteresis to greater than the default 50 mV, the R<sub>HYS</sub> resistor must be connected between the VOUT and CMPIN pins. 公式 1 describes the internal configuration to set the external hysteresis resistor.

$$R_{HYS} = \frac{V_{HYS} - \left(4 \ \mu A \times 12500 \ \Omega\right)}{4 \ \mu A}$$

where

- V<sub>HYS</sub> is the desired hysteresis voltage
- R<sub>HYS</sub> is the external resistor on the input of the CMPIN pin

表 3 lists the external resistors required at the input of the CMPIN pin to set the hysteresis.

#### 表 3. Hysteresis Resistor Selection

HYSTERESIS VOLTAGE	EXTERNAL RESISTOR AT THE CMPIN PIN
50 mV	0 Ω
75 mV	6.25 kΩ
100 mV	12.5 kΩ
125 mV	18.75 kΩ
150 mV	25 kΩ
200 mV	37.5 kΩ
250 mV	50 kΩ
300 mV	62.5 kΩ

(1)



#### 8.1.3 Operation With Common-Mode Transients Greater Than 26 V




图 47. Transient Protection

In the event that low-power Zener diodes do not have sufficient transient absorption capability, use a higher-power transorb. 图 47 shows that the most package-efficient solution involves using a single transorb and back-to-back diodes between the device inputs. The most space-efficient solutions are dual, series-connected diodes in a single SOT-523 or SOD-523 package. In either of the examples provided in 图 47 and 图 48, the total board area required by the INA381 with all protective components is less than that of an SOIC-8 package, and only slightly greater than that of a VSSOP-8 package.




图 48. Transient Protection Using a Single Transorb and Input Clamps



#### 8.1.4 Input Filtering

If the INA381 output is connected to a high-impedance input, the device output is the best location to filter, using a simple RC network from VOUT to GND. Filtering at the output attenuates high-frequency disturbances in the common-mode voltage, differential input signal, and INA381 power-supply voltage. If filtering at the output is not possible, or if only the differential input signal needs filtering, a filter can be applied at the input pins of the device.

External filtering helps reduce the amount of noise that reaches the comparator, and thereby reduces the likelihood of a false alert. The tradeoff to adding this noise filter is that the alert response time is increased because both the input signal and noise are filtered. 

49 shows the implementation of an input filter for the device.




图 49. Input Filter

The addition of external series resistance creates an additional error in the measurement; therefore, the value of these series resistors must be kept to 10  $\Omega$  (or less, if possible) to reduce impact to accuracy. As shown in 图 49, the internal bias network present at the input pins creates a mismatch in input bias currents when a differential voltage is applied between the input pins. If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed across the shunt resistor. This error results in a voltage at the device input pins that is different than the voltage developed across the shunt resistor. Without the additional series resistance, the mismatch in input bias currents has negligible effect on device operation. 公式 2 is used to calculate the gain error factor that is used with 公式 3 to calculate the percentage gain error when using external filter resistors.



公式 2 shows that the amount of variance in the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance ( $R_F$ ) value as well as internal input resistor  $R_{INT}$ . The reduction of the shunt voltage reaching the device input pins appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. Use 公式 2 to calculate the expected deviation from the shunt voltage to what is measured at the device input pins:

$$Gain \; Error \; Factor = \frac{1250 \times R_{INT}}{(1250 \times R_F) + (1250 \times R_{INT}) + (R_F \times R_{INT})}$$

where:

- R<sub>INT</sub> is the internal input resistor
- R<sub>F</sub> is the external series resistance

(2)

The adjustment factor from 公式 2 including the device internal input resistance shown in 表 4 varies with each gain version. 表 5 lists each individual device gain error factor.

表 4. Input Resistance

PRODUCT	GAIN	R <sub>INT</sub> (kΩ)
INA381A1	20	25
INA381A2	50	10
INA381A3	100	5
INA381A4	200	2.5

表 5. Device Gain Error Factor

PRODUCT	SIMPLIFIED GAIN ERROR FACTOR
	25000
INA381A1	$(21 \times R_F) + 25000$
INA381A2	10000
	$(9 \times R_F) + 10000$
111100110	1000
INA381A3	$R_{F} + 1000$
INA381A4	2500
	$\overline{(3\times R_F)+2500}$

Use 公式 3 to then calculate the gain error that can be expected from the addition of the external series resistors:

Gain Error (%) = 
$$100 - (100 \times \text{Gain Error Factor})$$

For example, using an INA381A2 and the corresponding gain error equation from  $\frac{1}{8}$  5, a series resistance of 10  $\Omega$  results in a gain error factor of 0.991. The corresponding gain error is then calculated using  $\frac{1}{2}$  3, resulting in an additional gain error of approximately 0.89% solely because of the external 10- $\Omega$  series resistors.



## 8.2 Typical Applications

## 8.2.1 Bidirectional Window Comparator




图 50. Bidirectional Window Comparator

## 8.2.1.1 Design Requirements

表 6 lists the parameters for a design example of a high-side INA381 measuring in the forward direction, and one low-side INA381 measuring in the reverse direction. This example designs for maximum accuracy and also uses the alert function of both devices.

表 6. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
R <sub>SENSE</sub>	12 mΩ
Power-supply voltage	5 V
Common-mode voltage	20 V
Maximum sense current	20 A
Small-signal bandwidth	> 120 kHz
Alert current threshold	19 A



#### 8.2.1.2 Detailed Design Procedure

Although the device is only able to measure current through a current-sensing resistor flowing in one direction, a second INA381 can be used to create a bidirectional monitor. With the input pins of a second device reversed across the same current-sensing resistor, the second device is now able to detect current flowing in the other direction relative to the first device; see 图 50. The outputs of each device connect to an AND gate to detect if either of the limit threshold levels are exceeded. As shown in 表 7, the output of the AND gate is high if neither overcurrent limit thresholds are exceeded. A low output state of the AND gate indicates that the positive overcurrent limit or the negative overcurrent limit has been exceeded.

表 7. Bidirectional Overcurrent Output Status

OCP STATUS	OUTPUT
OCP+	0
OCP-	0
No OCP	1

In this scenario, the maximum current expected through the shunt resistor is 20 A in either the forward or reverse direction. Maximum accuracy is desired; therefore, the shunt resistor is maximized by taking the maximum output swing divided by the smallest gain and divided by the maximum current. The design parameters used in  $\frac{1}{8}$  6 yield a shunt value of 12.3 m $\Omega$ . The closest standard 1% and 0.1% device is 12 m $\Omega$ , and this value is used by both INA381 devices.

Because corrective action must be taken when the current exceeds  $\pm 19$  A, the comparators require a value of 4.56 V (19 A × 0.012  $\Omega$  × 20 V/V). In this instance, a voltage divider consisting of two 4.53-k $\Omega$  resistors (R1 and R3) and two 5-k $\Omega$  resistors (R2 and R4) off the 5-V rail supply a voltage close to this value. To be certain that both device alert functions can trigger a single GPIO pin on a microcontroller, both comparator outputs feed into an AND gate.

#### 8.2.1.3 Application Curve




图 51. Bidirectional Operation



#### 8.2.2 Solenoid Low-Side Current Sensing




图 52. Solenoid Low-Side Current-Sensing

## 8.2.2.1 Design Requirements

表 8 lists the parameters of an application design using the INA381 and ALERT functionality to create a low-side current-sense amplifier with less than a 20-µs system shutdown.

表 8. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Power-supply voltage	5 V
Low-side current sensing	V <sub>CM</sub> = 0 V
Mode of operation	Unidirectional
Maximum current sense threshold	4.0 A
ALERT response time	< 20 µs
ALERT pin mode	Transparent
R <sub>SENSE</sub> resistor	5 mΩ
Gain option	200 V/V



#### 8.2.2.2 Detailed Design Procedure

The INA381 can measure current across a shunt resistor with common-mode voltage ranges from −0.3 V to +26 V. The INA381 is capable of measuring low-side current sensing allowing enough margin below ground to accurately measure current through the load. One common application for low-side current sensing is a solenoid control application. As described in ₹ 52, a typical high-voltage solenoid application consists of a high-voltage NMOS transistor, a low-ohmic shunt resistor connected to the source of the NMOS transistor, and a solenoid. A solenoid is often used for applications that control a relay that triggers an on-off state. As current flows through the solenoid, the current flowing through the copper windings generate a magnetic field around the iron that can be used to open or close a relay. Industrial valves, electromechanical relays, and PLC control relays are often built of solenoids, and the driver circuitry for solenoids are designed discretely, as shown in ₹ 52.

A microcontroller unit is often used to control the duty cycle of the NMOS switch to control the position of the solenoid. By controlling the duty cycle of the solenoid driver, the current flowing through the solenoid can be controlled, which in turn can be used to perform position control. However, for applications that need two states, on and off, a microcontroller can be expensive and overkill. If a solenoid is located remotely in specific application, the routing of the current-sense amplifier signal back to the microcontroller can create additional overhead and often increase the cost of the application. The INA381 has a built-in comparator that can be programmed to assert an ALERT when the CMPIN signal exceeds the CMPREF threshold signal. The ALERT signal can be used to feed the ALERT signal back to the gate driver circuitry of the NMOS, which can disable the NMOS switch to turn the circuit off to protect from damage. Effective impedance of a solenoid is an inductor in series with a resistance. If the solenoid is prone to damage, the inductor can lose inductance and behave as a shorted resistor. If not protected, high current can flow through the solenoid and damage the system, causing permanent failure. The INA381, with an ALERT pin that responds in as fast as 10 µs, can be directly connected to the NMOS driver to remove power from the solenoid in the event of an overcurrent condition. When the load current decreases to less than the safe operating limit, the ALERT clears and enables safe operation of the solenoid. This design example can be used as a guideline to implement the INA381 for a solenoid application.

Based on  $\Delta \vec{x}$  4, the design example for the CMPREF voltage is 4 V. The threshold voltage is set using simple resistor dividers R1 and R2. R1 is set with 2.5 k $\Omega$ , and R2 is set with 10 k $\Omega$ . This 4-V threshold is set at the CMPREF pin. When the current exceeds 4 A, voltage on VOUT exceeds 4 V, and the ALERT pin asserts a low signal indicating a fault detection. The device is configured in transparent mode by connecting the RESET pin to ground. Because of this configuration, when the current signal falls below 4 A of current, the ALERT pin is pulled high and resets the fault detection, maintaining safe operation of the solenoid. This example explains a methodology where a solenoid can be self-protected and triggered based on a set, safe-operating, current threshold.

In this application, 4 A and higher are considered overcurrent conditions and some corrective action must be taken to prevent the current from destroying the system. The INA381 offers corrective action through an ALERT pin that can be tailored for a specific overcurrent condition through the CMPREF pin. To set the proper CMPREF value, a gain option and an  $R_{\text{SENSE}}$  value must first be determined. This design example uses a gain of 200 V/V and an  $R_{\text{SENSE}}$  value of 5 m $\Omega$ . CMPREF is calculated according to  $\Delta \vec{x}$  4 in this particular case. This value is calculated to be approximately 4 V. This value can be achieved through either a voltage divider or LDO. In this particular instance, the voltage divider was chosen.

CMPREF (V) = [Alert Threshold (A) × Shunt Resistor (
$$\Omega$$
) + V<sub>OS</sub> (V)] × Gain (4)



#### 8.2.2.3 Application Curve




图 53. Low-Side Sensing Application Curve

## 9 Power Supply Recommendations

The device input circuitry accurately measures signals on common-mode voltages beyond the power-supply voltage,  $V_S$ . For example, the voltage applied to the VS+ power-supply pin can be 5 V, whereas the load power-supply voltage being monitored ( $V_{CM}$ ) can be as high as 26 V. The device can withstand the full -0.2-V to +26-V range at the input pins, regardless of whether the device has power applied or not.

Power-supply bypass capacitors are required for stability and must be placed as closely as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.1 µF. Applications with noisy or high-impedance power supplies can require additional decoupling capacitors to reject power-supply noise.



## 10 Layout

## 10.1 Layout Guidelines

- Place the power-supply bypass capacitor as closely as possible to the supply and ground pins. The
  recommended value of this bypass capacitor is 0.1 µF. Add decoupling capacitance to compensate for noisy
  or high-impedance power supplies.
- Make sure that the thermal pad and GND are connected to a solid ground plane of the PCB.
- Pull up the open-drain output pin to the supply voltage rail through a 10-k $\Omega$  pullup resistor.

## 10.2 Layout Example




图 54. Recommended Layout for DSG Package




图 55. Recommended Layout for DGS Package



#### 11 器件和文档支持

#### 11.1 文档支持

#### 11.1.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI),《*REF31xx 15ppm/℃ 最大值、100μA、SOT-23 系列电压基准》*数据表
- 德州仪器 (TI), 《INA381EVM 用户指南》

#### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.3 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告

**▲** 能会

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。



ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



www.ti.com 2-Jan-2025

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA381A1IDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG   SN	Level-2-260C-1 YEAR	-40 to 125	1XM6	Samples
INA381A1IDGST	OBSOLETE	VSSOP	DGS	10		TBD	Call TI	Call TI	-40 to 125	1XM6	
INA381A1IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HWY	Samples
INA381A1IDSGT	LIFEBUY	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HWY	
INA381A2IDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG   SN	Level-2-260C-1 YEAR	-40 to 125	1XN6	Samples
INA381A2IDGST	OBSOLETE	VSSOP	DGS	10		TBD	Call TI	Call TI	-40 to 125	1XN6	
INA381A2IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HXY	Samples
INA381A2IDSGT	OBSOLETE	WSON	DSG	8		TBD	Call TI	Call TI	-40 to 125	1HXY	
INA381A3IDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG   SN	Level-2-260C-1 YEAR	-40 to 125	1XO6	Samples
INA381A3IDGST	OBSOLETE	VSSOP	DGS	10		TBD	Call TI	Call TI	-40 to 125	1XO6	
INA381A3IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HZY	Samples
INA381A3IDSGT	LIFEBUY	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HZY	
INA381A4IDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG   SN	Level-2-260C-1 YEAR	-40 to 125	1XP6	Samples
INA381A4IDGST	OBSOLETE	VSSOP	DGS	10		TBD	Call TI	Call TI	-40 to 125	1XP6	
INA381A4IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1I1Y	Samples
INA381A4IDSGT	OBSOLETE	WSON	DSG	8		TBD	Call TI	Call TI	-40 to 125	1I1Y	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 2-Jan-2025

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF INA381:

Automotive: INA381-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 5-Nov-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA381A1IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
INA381A1IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A1IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A2IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
INA381A2IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A3IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
INA381A3IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A3IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA381A4IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
INA381A4IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



www.ti.com 5-Nov-2024



\*All dimensions are nominal

annononono aro mominar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA381A1IDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
INA381A1IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA381A1IDSGT	WSON	DSG	8	250	210.0	185.0	35.0
INA381A2IDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
INA381A2IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA381A3IDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
INA381A3IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA381A3IDSGT	WSON	DSG	8	250	210.0	185.0	35.0
INA381A4IDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
INA381A4IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司