











LM3100

ZHCS522H-JANUARY 2006-REVISED OCTOBER 2017

LM3100 同步 1MHz 1.5A 降压稳压器

1 特性

- 输入电压范围: 4.5V 至 36V
- 1.5A 输出电流
- 0.8V, ±1.5% 基准
- 集成 40V 双 N 通道同步开关
- 组件数量少,解决方案尺寸小
- 无需环路补偿
- 超快瞬态响应
- 可在使用陶瓷电容和其他低 ESR 电容器时保持稳定
- 可编程开关频率高达 1MHz
- 启动时最大占空比受限
- 谷值电流限值
- 精密内部基准,可调节输出电压低至 0.8V
- 热关断
- 耐热增强型带散热片薄型小外形尺寸封装 (HTSSOP)-20 封装

2 应用

- 5VDC、12VDC、24VDC、12VAC 和 24VAC 系统
- 嵌入式系统
- 工业控制
- 汽车远程信息处理和车身电子装置
- 负载点稳压器
- 存储系统
- 宽带基础设施
- 直接对 2/3/4 节锂电池系统进行降压转换

3 说明


LM3100 同步整流降压转换器 采用了 可实现高效经济的降压稳压器所需的全部功能,能够为负载提供 1.5A 电流和低至 0.8V 的电压。双 40V N 通道同步 MOSFET 开关使用的外部组件较少,从而降低了复杂性,最大程度减少了布板空间。LM3100 专为与陶瓷及其他极低的 ESR 输出电容器出色配合而设计。恒定导通时间 (COT) 调节机制无需环路补偿,从而实现快速负载瞬态响应,并简化电路实现。与其他大多数 COT 稳压器不同,此款稳压器采用独特的设计,无需依赖 ESR 输出电容器也可实现稳定性。由于输入电压和导通时间之间的反比关系,线路和负载变化时,运行频率几乎保持恒定。通过外部编程,运行频率可高达 1MHz。保护功能 采用了 V_{CC} 欠压锁定、热关断和栅极驱动欠压锁定。此器件采用热增强型 HTSSOP-20 封装

器件信息

器件型号	封装	封装尺寸 (标称值)
LM3100	HTSSOP (20)	6.50mm x 4.40mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

图 1. 典型应用



Changes from Revision G (April 2013) to Revision H


Page



2 Functional Block Diagram			Page
2 Functional Block Diagram	9		
	9		
TJ历史记录 2 In Configuration and Functions 3 Decifications 4 1 Absolute Maximum Ratings 4 2 ESD Ratings 4 3 Recommended Operating Conditions 4 4 Thermal Information 4 5 Electrical Characteristics 5 6 Typical Characteristics 6 Estailed Description 9	9 4 4 10 4 4 5 5	8.1 Applications Information	
	用	性	性



5 Pin Configuration and Functions



Pin Functions

PII	N .	DESCRIPTION						
NO.	NAME							
1,9,10,12,19,20	N/C	No Connection These pins must be left unconnected.						
2, 3	SW	Switching Node Internally connected to the buck switch source. Connect to output inductor.						
4, 5	VIN	Input supply voltage Supply pin to the device. Nominal input range is 4.5 V to 36 V.						
6	BST	Connection for bootstrap capacitor Connect a $0.033~\mu F$ capacitor from SW pin to this pin. An internal diode charges the capacitor during the high-side switch off-time.						
7	GND	Analog Ground Ground for all internal circuitry other than the synchronous switches.						
8	SS	Soft-start An internal 8 µA current source charges an external capacitor to provide the soft- start function.						
11	TST	Test mode enable pin Force the device into test mode. Must be connected to ground for normal operation.						
13	FB	Feedback Internally connected to the regulation and over-voltage comparators. The regulation setting is 0.8 V at this pin. Connect to feedback divider.						
14	EN	Enable pin Connect a voltage higher than 1.26 V to enable the regulator.						
15	RON	On-time Control An external resistor from VIN to this pin sets the high-side switch on-time.						
16	VCC	Start-up regulator Output Nominally regulated to 6 V. Connect a capacitor of not less than 680 nF between VCC and GND for stable operation.						
17, 18	PGND	Power Ground Synchronous rectifier MOSFET source connection. Tie to power ground plane.						
DAP	EP	Exposed Pad Thermal connection pad, connect to GND.						



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
VIN, RON to GND	-0.3	40	V
SW to GND	-0.3	40	V
SW to GND (Transient)	-2	(< 100 ns)	V
VIN to SW	-0.3	40	V
BST to SW	-0.3	7	V
All Other Inputs to GND	-0.3	7	V
Junction Temperature, T _J	-65	150	°C
Storage temperature, T _{stg}		150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)(2)	±2	kV

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply Voltage Range V _{IN}	4.5	36	V
Junction Temperature Range T _J	-40	125	°C

6.4 Thermal Information

		LM3100	
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
		20 PINS	
$R_{\theta JC}$	Junction-to-case thermal resistance	6.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

⁽²⁾ The human body model is a 100-pF capacitor discharged through a 1.5-k Ω resistor into each pin.



6.5 Electrical Characteristics

at $T_J = 25$ °C, and $V_{IN} = 18$ V, $V_{OUT} = 3.3$ V (unless otherwise noted). (1)


PA	ARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
START-UP REG	ULATOR, V _{CC}						
V _{CC}	Output voltage	C _{CC} = 680 nF, no load	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	5.0	6.0	7.2	V
		I _{CC} = 2 mA	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		50	140	
V _{IN} - V _{CC}	Dropout voltage	I _{CC} = 20 mA	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		350	570	mV
I _{VCCL}	Current limit ⁽¹⁾	V _{CC} = 0 V	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	40	65		mA
V _{CC-UVLO}	Under-voltage lockout threshold	V _{IN} increasing	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	3.6	3.75	3.85	V
V _{CC-UVLO-HYS}	UVLO hysteresis	V _{IN} decreasing			130		mV
t _{VCC-UVLO-D}	UVLO filter delay				3		μs
I _{IN}	Operating current	No switching, V _{FB} = 1 V	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		0.7	1	mA
I _{IN-SD}	Operating current, Device shutdown	V _{EN} = 0 V	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		17	30	μA
SWITCHING CH	ARACTERISTICS			<u> </u>			
R _{DS-UP-ON}	Main MOSFET Rds(on)		$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		0.18	0.35	Ω
R _{DS- DN-ON}	Syn. MOSFET Rds(on)		$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		0.11	0.2	Ω
V _{G-UVLO}	Gate drive voltage UVLO	V _{BST} - V _{SW} increasing	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		3.3	4	V
SOFT-START		-					
I _{SS}	SS pin source current	V _{SS} = 0.5 V	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	6	8	9.8	μA
CURRENT LIMIT	Ţ		'	-		'	
I _{CL}	Syn. MOSFET current limit threshold				1.9		Α
ON/OFF TIMER			<u>.</u>				
	ON Caramanda a soluti	$V_{IN} = 10 \text{ V}, R_{ON} = 100 \text{ k}\Omega$			1.38		
t _{ON}	ON timer pulse width	$V_{IN} = 30 \text{ V}, R_{ON} = 100 \text{ k}\Omega$			0.47		μs
t _{ON-MIN}	ON timer minimum pulse width				200		ns
t _{OFF}	OFF timer pulse width				260		ns
ENABLE INPUT			<u>'</u>			'	
V _{EN}	EN Pin input threshold	V _{EN} rising	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	1.236	1.26	1.285	V
V _{EN-HYS}	Enable threshold hysteresis	V _{EN} falling			90		mV
REGULATION a	nd OVER-VOLTAGE COMI	PARATOR	•				
V _{FB}	In-regulation feedback voltage	V _{SS} ≥ 0.8 V	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	0.784	0.8	0.816	V
		V _{SS} ≥ 0.8 V	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	0.788		0.812	
V _{FB-OV}	Feedback over- voltage threshold		$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	0.894	0.920	0.940	V
I _{FB}			$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$		5	100	nA
THERMAL SHUT	TDOWN	•	·	*			
T _{SD}	Thermal shutdown temperature	T _J rising			165		°C
T _{SD-HYS}	Thermal shutdown temperature hysteresis	T _J falling			20		°C
			•				

⁽¹⁾ V_{CC} provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.



6.6 Typical Characteristics

All curves taken at $V_{IN} = 18 \text{ V}$ with configuration in typical application circuit for $V_{OUT} = 3.3 \text{ V}$ shown in this datasheet. $T_A = 25^{\circ}\text{C}$, unless otherwise specified.





Typical Characteristics (continued)

All curves taken at $V_{IN} = 18 \text{ V}$ with configuration in typical application circuit for $V_{OUT} = 3.3 \text{ V}$ shown in this datasheet. $T_A = 25^{\circ}\text{C}$, unless otherwise specified.





Figure 12. V_{OUT} Regulation vs Load Current



Typical Characteristics (continued)

All curves taken at V_{IN} = 18 V with configuration in typical application circuit for V_{OUT} = 3.3 V shown in this datasheet. T_A = 25°C, unless otherwise specified.






7 Detailed Description

7.1 Overview

The LM3100 Step Down Switching Regulator features all functions needed to implement a cost effective, efficient buck power converter capable of supplying 1.5 A to a load. This voltage regulator contains Dual 40-V N-Channel buck synchronous switches and is available in a thermally enhanced HTSSOP-20 package. The Constant ON-Time (COT) regulation scheme requires no loop compensation, results in fast load transient response, and simplifies circuit implementation. It will work correctly even with an all ceramic output capacitor network and does not rely on the output capacitor's ESR for stability. The operating frequency remains constant with line and load variations due to the inverse relationship between the input voltage and the on-time. The valley current limit detection circuit, internally set at 1.9 A, inhibits the high-side switch until the inductor current level subsides. Please refer to the functional block diagram with a typical application circuit.

The LM3100 can be applied in numerous applications and can operate efficiently from inputs as high as 36 V. Protection features include: Thermal shutdown, V_{CC} under-voltage lockout, gate drive under-voltage lockout.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Hysteretic Control Circuit Overview

The LM3100 buck DC-DC regulator employs a control scheme in which the high-side switch on-time varies inversely with the line voltage (V_{IN}). Control is based on a comparator and the one-shot on-timer, with the output voltage feedback (FB) compared with an internal reference of 0.8 V. If the FB level is below the reference the buck switch is turned on for a fixed time determined by the input voltage and a programming resistor (R_{ON}). Following the on-time, the switch remains off for a minimum of 260 ns. If FB is below the reference at that time the switch turns on again for another on-time period. The switching will continue until regulation is achieved.

The regulator will operate in discontinuous conduction mode at light load currents, and continuous conduction mode with heavy load current. In discontinuous conduction mode (DCM), current through the output inductor starts at zero and ramps up to a peak during the on-time, then ramps back to zero before the end of the off-time. The next on-time period starts when the voltage at FB falls below the internal reference. Until then the inductor current remains zero and the load is supplied entirely by the output capacitor. In this mode the operating frequency is lower than in continuous conduction mode, and varies with load current. Conversion efficiency is maintained since the switching losses are reduced with the reduction in load and switching frequency. The discontinuous operating frequency can be calculated approximately as follows:



Feature Description (continued)

$$F_{SW} = \frac{V_{OUT} (V_{IN} - 1) \times L \times 1.18 \times 10^{20} \times I_{OUT}}{(V_{IN} - V_{OUT}) \times R_{ON}^{2}}$$
(1)

In continuous conduction mode (CCM), current always flows through the inductor and never reaches zero during the off-time. In this mode, the operating frequency remains relatively constant with load and line variations. The CCM operating frequency can be calculated approximately as follows:

$$F_{SW} = \frac{V_{OUT}}{1.3 \times 10^{-10} \times R_{ON}}$$
 (2)

The output voltage is set by two external resistors (R_{FB1}, R_{FB2}). The regulated output voltage is calculated as follows:

$$V_{OUT} = 0.8 \text{ V x } (R_{FB1} + R_{FB2})/R_{FB2}$$
 (3)

7.4 Device Functional Modes

7.4.1 Start-up Regulator (V_{CC})

The start-up regulator is integrated within LM3100. The input pin (VIN) can be connected directly to line voltage up to 36 V, with transient capability of 40 V. The V_{CC} output regulates at 6 V, and is current limited to 65 mA. Upon power up, the regulator sources current into the external capacitor at V_{CC} (C_{VCC}). C_{VCC} must be at least 680 nF for stability. When the voltage on the VCC pin reaches the under-voltage lockout threshold of 3.75 V, the buck switch is enabled and the Soft-start pin is released to allow the soft-start capacitor (C_{SS}) to charge.

The minimum input voltage is determined by the dropout voltage of V_{CC} regulator, and the V_{CC} UVLO falling threshold ($\approxeq 3.7$ V). If VIN is less than $\approxeq 4.0$ V, the V_{CC} UVLO activates to shut off the output.

7.4.2 Regulation Comparator

The feedback voltage at FB pin is compared to the internal reference voltage of 0.8 V. In normal operation (the output voltage is regulated), an on-time period is initiated when the voltage at FB falls below 0.8 V. The buck switch stays on for the on-time, causing the FB voltage to rise above 0.8 V. After the on-time period, the buck switch stays off until the FB voltage falls below 0.8 V again. Bias current at the FB pin is nominally 100 nA.

7.4.3 Over-Voltage Comparator

The voltage at FB pin is compared to an internal 0.92 V reference. If the feedback voltage rises above 0.92 V the on-time pulse is immediately terminated. This condition can occur if the input voltage, or the output load, changes suddenly. Once the OVP is activated, the buck switch remains off until the voltage at FB pin falls below 0.92 V. The low side switch will stay on to discharge the inductor energy until the inductor current decays to zero. The low side switch will be turned off.

7.4.4 ON-Time Timer, Shutdown

The ON-Time of LM3100 main switch is determined by the R_{ON} resistor and the input voltage (V_{IN}), and is calculated from:

$$t_{\rm ON} = \frac{1.3 \times 10^{-10} \times R_{\rm ON}}{V_{\rm IN}} \tag{4}$$

The inverse relationship of t_{ON} and V_{IN} results in a nearly constant switching frequency as V_{IN} is varied. R_{ON} should be selected for a minimum on-time (at maximum V_{IN}) greater than 200 ns for proper current limit operation. This requirement limits the maximum frequency for each application, depending on V_{IN} and V_{OUT} , calculated from Equation 5:

$$F_{SW(MAX)} = \frac{V_{OUT}}{V_{IN(MAX)} \times 200 \text{ ns}}$$
 (5)

The LM3100 can be remotely shut down by taking the EN pin below 1.1 V. Refer to Figure 20. In this mode the SS pin is internally grounded, the on-timer is disabled, and bias currents are reduced. Releasing the EN pin allows normal operation to resume.



Device Functional Modes (continued)

For normal operation, the voltage at the EN pin is set between 1.5 V and 3.0 V, depending on V_{IN} and the external pull-up resistor. For all cases, this voltage must be limited not to exceed 7 V.




Figure 20. Shutdown Implementation

7.4.5 Current Limit

Current limit detection occurs during the off-time by monitoring the re-circulating current through the low-side synchronous switch. Referring to Functional Block Diagram, when the buck switch is turned off, inductor current flows through the load, into PGND, and through the internal low-side synchronous switch. If that current exceeds 1.9 A the current limit comparator toggles, forcing a delay to the start of the next on-time period. The next cycle starts when the re-circulating current falls back below 1.9 A and the voltage at FB is below 0.8 V. The inductor current is monitored during the low-side switch on-time. As long as the overload condition persists and the inductor current exceeds 1.9 A, the high-side switch will remain inhibited. The operating frequency is lower during an over-current due to longer than normal off-times.

Figure 21 illustrates an inductor current waveform, the average inductor current is equal to the output current, I_{OUT} in steady state. When an overload occurs, the inductor current will increase until it exceeds the current limit threshold, 1.9 A. Then the control keeps the high-side switch off until the inductor current ramps down below 1.9 A. Within each on-time period, the current ramps up an amount equal to:

$$\Delta I = \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times t_{\text{ON}}}{L}$$
(6)

During this time the LM3100 is in a constant current mode, with an average load current (I_{OCL}) equal to 1.9 A $+\Delta I/2$.




Figure 21. Inductor Current - Current Limit Operation

7.4.6 N-Channel Buck Switch and Driver

The LM3100 integrates an N-Channel buck (high-side) switch and associated floating high voltage gate driver. The gate drive circuit works in conjunction with an external bootstrap capacitor and an internal high voltage diode. A 33 nF capacitor (C_{BST}) connected between BST and SW pins provides voltage to the high-side driver during the buck switch on-time. During each off-time, the SW pin falls to approximately –1 V and C_{BST} charges from the V_{CC} supply through the internal diode. The minimum off-time of 260 ns ensures adequate time each cycle to recharge the bootstrap capacitor.



Device Functional Modes (continued)

7.4.7 Soft-Start

The soft-start feature allows the converter to gradually reach a steady state operating point, thereby reducing start-up stresses and current surges. Upon turn-on, after V_{CC} reaches the under-voltage threshold, an internal 8 μ A current source charges up the external capacitor at the SS pin. The ramping voltage at SS (and the non-inverting input of the regulation comparator) ramps up the output voltage in a controlled manner.

An internal switch grounds the SS pin if any of the following cases happen: (i) VCC falls below the under-voltage lock-out threshold; (ii) a thermal shutdown occurs; or (iii) the EN pin is grounded. Alternatively, the converter can be disabled by connecting the SS pin to ground using an external switch. Releasing the switch allows the SS pin return to pull high and the output voltage returns to normal. The shut-down configuration is shown in Figure 22.




Figure 22. Alternate Shutdown Implementation

7.4.8 Thermal Protection

The LM3100 should be operated so the junction temperature does not exceed the maximum limit. An internal Thermal Shutdown circuit, which activates (typically) at 165°C, takes the controller to a low power reset state by disabling the buck switch and the on-timer, and grounding the SS pin. This feature helps prevent catastrophic failures from accidental device overheating. When the junction temperature falls back below 145°C (typical hysteresis = 20°C), the SS pin is released and normal operation resumes.



8 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Applications Information

8.1.1 External Components

The following guidelines can be used to select the external components.

8.1.1.1 R_{FB1} and R_{FB2}

The ratio of these resistors is calculated from:

$$\frac{R_{\text{FB1}}}{R_{\text{FB2}}} = \frac{V_{\text{OUT}}}{0.8V} - 1 \tag{7}$$

 R_{FB1} and R_{FB2} should be chosen from standard value resistors in the range of 1.0 k Ω - 10 k Ω which satisfy the above ratio.

For $V_{OUT} = 0.8$ V, the FB pin can be connected to the output directly. However, the converter operation needs a minimum inductor current ripple to maintain good regulation when no load is connected. This minimum load is about 10 μ A and can be implemented by adding a pre-load resistor to the output.

8.1.1.2 R_{ON}

The minimum value for R_{ON} is calculated from:

$$R_{\text{ON}} \ge \frac{200 \text{ ns x V}_{\text{IN(MAX)}}}{1.3 \text{ x } 10^{-10}}$$
 (8)

Equation 2 in Hysteretic Control Circuit Overview section can be used to select R_{ON} if a specific frequency is desired as long as the above limitation is met.

8.1.1.3 L

The main parameter affected by the inductor is the output current ripple amplitude (I_{OR}). The maximum allowable (I_{OR}) must be determined at both the minimum and maximum nominal load currents. At minimum load current, the lower peak must not reach 0 A. At maximum load current, the upper peak must not exceed the current limit threshold (1.9 A). The allowable ripple current is calculated from the following equations:

$$I_{OR(MAX1)} = 2 \times I_{O(min)}$$
(9)

or

$$I_{OR(MAX2)} = 2 \times (1.9 \text{ A} - I_{O(max)})$$
 (10)

The lesser of the two ripple amplitudes calculated above is then used in the following equation:

$$L = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{I_{\text{OR}} \times F_{\text{S}} \times V_{\text{IN}}}$$

$$\tag{11}$$

where V_{IN} is the maximum input voltage and Fs is determined from Equation 1. This provides a value for L. The next larger standard value should be used. L should be rated for the I_{PK} current level shown in Figure 21.

Applications Information (continued)




Figure 23. Inductor Selector for $V_{OUT} = 3.3 \text{ V}$




Figure 24. Inductor Selector for $V_{OUT} = 0.8 \text{ V}$

8.1.1.4 C_{VCC}

The capacitor on the V_{CC} output provides not only noise filtering and stability, but also prevents false triggering of the V_{CC} UVLO at the buck switch on/off transitions. For this reason, C_{VCC} should be no smaller than 680 nF for stability, and should be a good quality, low ESR, ceramic capacitor.

8.1.1.5 $C_{\rm O}$ and $C_{\rm O3}$

 C_O should generally be no smaller than 10 μ F. Experimentation is usually necessary to determine the minimum value for C_O , as the nature of the load may require a larger value. A load which creates significant transients requires a larger value for C_O than a fixed load.

 $C_{\rm O3}$ is a small value ceramic capacitor to further suppress high frequency noise at $V_{\rm OUT}$. A 47 nF is recommended, located close to the LM3100.

8.1.1.6 C_{IN} and C_{IN3}

 C_{IN} 's purpose is to supply most of the switch current during the on-time, and limit the voltage ripple at V_{IN} , assume the voltage source feeding V_{IN} has an output impedance greater than zero. If the source's dynamic impedance is high (effectively a current source), C_{IN} supplies the average input current, but not the ripple current.

At maximum load current, when the buck switch turns on, the current into V_{IN} suddenly increases to the lower peak of the inductor's ripple current, ramps up to the peak value, then drop to zero at turn-off. The average current during the on-time is the load current. For a worst case calculation, C_{IN} must supply this average load current during the maximum on-time. C_{IN} is calculated from:



Applications Information (continued)

$$C_{IN} = \frac{I_{OUT} \times t_{ON}}{\Delta V}$$
 (12)

where I_{OUT} is the load current, t_{ON} is the maximum on-time, and ΔV is the allowable ripple voltage at V_{IN} .

 C_{IN3} 's purpose is to help avoid transients and ringing due to long lead inductance at V_{IN} . A low ESR, 0.1 μ F ceramic chip capacitor is recommended, located close to the LM3100.

8.1.1.7 C_{BST}

The recommended value for C_{BST} is 33 nF. A high quality ceramic capacitor with low ESR is recommended as C_{BST} supplies a surge current to charge the buck switch gate at turn-on. A low ESR also helps ensure a complete recharge during each off-time.

8.1.1.8 C_{SS}

The capacitor at the SS pin determines the soft-start time, i.e. the time for the reference voltage at the regulation comparator, and the output voltage, to reach their final value. The time is determined from the following:

$$t_{SS} = \frac{C_{SS} \times 0.8V}{8 \,\mu\text{A}} \tag{13}$$

8.1.1.9 CFR

If output voltage is higher than 1.6 V, this feedback capacitor is needed for Discontinuous Conduction Mode to improve the output ripple performance, the recommended value for C_{FB} is 10 nF.

8.2 Typical Application




Figure 25. Typical Application Schematic for $V_{OUT} = 3.3 \text{ V}$



Typical Application (continued)




Figure 26. Typical Application Schematic for $V_{OUT} = 0.8 \text{ V}$



9 Layout

9.1 Layout Guidelines

9.1.1 PC Board Layout

The LM3100 regulation, over-voltage, and current limit comparators are very fast, and will respond to short duration noise pulses. Layout considerations are therefore critical for optimum performance. The layout must be as neat and compact as possible, and all external components must be as close as possible to their associated pins. Refer to the functional block diagram, the loop formed by C_{IN} , the high and low-side switches internal to the IC, and the PGND pin should be as small as possible. The PGND connection to Cin should be as short and direct as possible. There should be several vias connecting the Cin ground terminal to the ground plane placed as close to the capacitor as possible. The boost capacitor should be connected as close to the SW and BST pins as possible. The feedback divider resistors and the C_{FB} capacitor should be located close to the FB pin. A long trace run from the top of the divider to the output is generally acceptable since this is a low impedance node. Ground the bottom of the divider directly to the GND (pin 7). The output capacitor, C_{OUT} , should be connected close to the load and tied directly into the ground plane. The inductor should connect close to the SW pin with as short a trace as possible to help reduce the potential for EMI (electro-magnetic interference) generation.

If it is expected that the internal dissipation of the LM3100 will produce excessive junction temperatures during normal operation, good use of the PC board's ground plane can help considerably to dissipate heat. The exposed pad on the bottom of the IC package can be soldered to a ground plane and that plane should extend out from beneath the IC to help dissipate the heat. The exposed pad is internally connected to the IC substrate. Additionally the use of thick copper traces, where possible, can help conduct heat away from the IC. Using numerous vias to connect the die attach pad to an internal ground plane is a good practice. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperature.



10 器件和文档支持

10.1 接收文档更新通知

要接收文档更新通知,请转至 Tl.com 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信 息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.2 社区资源

下列链接提供到 TⅠ 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TⅠ 技术规范, 并且不一定反映 TI 的观点:请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

10.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。

能会导致器件与其发布的规格不相符。

10.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

11 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更,恕不另行通知 和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。

www.ti.com 13-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM3100MH/NOPB	ACTIVE	HTSSOP	PWP	20	73	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM3100 MH	Samples
LM3100MHX/NOPB	ACTIVE	HTSSOP	PWP	20	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LM3100 MH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 13-Sep-2024

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Oct-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3100MHX/NOPB	HTSSOP	PWP	20	2500	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Oct-2024



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	LM3100MHX/NOPB	HTSSOP	PWP	20	2500	367.0	367.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Oct-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM3100MH/NOPB	PWP	HTSSOP	20	73	495	8	2514.6	4.06

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.





重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司