

[LMX2694-EP](https://www.ti.com.cn/product/cn/lmx2694-ep?qgpn=lmx2694-ep)

[ZHCSKL5D](https://www.ti.com.cn/cn/lit/pdf/ZHCSKL5) – NOVEMBER 2019 – REVISED MARCH 2022

LMX2694-EP 具有相位同步功能的 **15GHz** 宽带 **PLLatinum™** 射频合成器

1 特性

Æ.

TEXAS

• VID V62/19616-01XE

INSTRUMENTS

- 39.3MHz 至 15.1GHz 输出频率
- 在 100KHz 偏频和 15GHz 载波的情况下具有 -110dBc/Hz 的相位噪声
- 在 8GHz 时, 具有 54fs RMS 抖动 (100Hz 至 100MHz)
- 可编程输出功率
- PLL 主要规格
	- 品质因数:-236dBc/Hz
	- 归一化 1/f 噪声:-129dBc/Hz
	- 相位检测器频率高达 200MHz
- 跨多个器件实现输出相位同步
- 支持具有 9ps 分辨率可编程延迟的 SYSREF
- 3.3V 单电源运行
- 工作温度范围:-55°C 至 125°C

2 应用

- 无线电防御
- 电子战
- 雷达
- 有源天线系统 mMIMO (AAS)
- 宏远程无线电单元
- 室外回程单元
- 数据采集
- 无线通信测试设备

3 说明

LMX2694-EP 器件是一款集成电压控制振荡器 (VCO) 和稳压器的高性能宽带锁相环 (PLL),在无倍频器的情 况,可输出 39.3MHz 至 15.1GHz 范围内的任意频 率,从而无需使用 ½ 谐波滤波器。此器件上的 VCO 涵盖了整个倍频区间,因而频率覆盖度可完全低至 39.3MHz。该高性能 PLL 具有 -236dBc/Hz 的品质因 数和高相位检测器频率,可实现非常低的带内噪声和集 成抖动。

LMX2694-EP 允许设计人员同步多个器件实例的输 出。这意味着我们可从任意应用情形下的器件中获得确 定性相位,包括采用分数引擎或启用输出分频器的情 形。该器件还让设计人员可以生成或重复 SYSREF (符合 JESD204B 标准),以便将该器件用作高速数 据转换器的低噪声时钟源。

器件信息(1)

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

简化版原理图

Table of Contents

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

5 Pin Configuration and Functions

图 **5-1. RTC Package 48-Pin VQFN Top View**

表 **5-1. Pin Functions**

表 **5-1. Pin Functions (continued)**

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/SPRA953) application report.

6.5 Electrical Characteristics

 3.2 V \leq V_{cc} \leq 3.45 V, – 50°C \leq T_c \leq 125°C. Typical values are at V_{cc} = 3.3 V, 25°C (unless otherwise noted)

3.2 V \leq V_{CC} \leq 3.45 V, -50° C \leq T_C \leq 125°C. Typical values are at V_{CC} = 3.3 V, 25°C (unless otherwise noted)

(1) Single ended output power obtained after de-embedding microstrip trace losses and matching with a manual tuner. Unused port terminated to 50-Ω load.

(2) Output power, spurs, and harmonics can vary based on board layout and components.

(3) Single-ended AC coupled sine wave input with complementary side AC coupled to ground with 50-Ω resistor.

(4) For lower VCO frequencies, the N divider minimum value can limit the phase-detector frequency.

(5) The PLL noise contribution is measured using a clean reference and a wide loop bandwidth and is composed into flicker and flat components. PLL_flat = PLL_FOM + 20 x log(f_{VCO}/f_{PD}) + 10 x log($f_{PD}/1$ Hz). PLL_flicker (offset) = PLL_1/f + 20 x log($f_{VCO}/1$ GHz) - 10 x log(offset/10 kHz). Once these two components are found, the total PLL noise can be calculated as PLL_Noise = 10 x log(10^{PLL_Flat/} $10 + 10$ PLL_flicker/10).

(6) See 节 $7.3.7.1$ for details.

6.6 Timing Requirements

3.2 V \leq V_{CC} \leq 3.45 V, -50° C \leq T_C \leq 125°C. Typical values are at V_{CC} = 3.3 V, 25°C (unless otherwise noted)

6.7 Timing Diagrams

图 **6-2. Serial Data Input Timing Diagram**

There are several other considerations for writing on the SPI:

- The R/W bit must be set to 0.
- The data on SDI pin is clocked into a shift register on each rising edge on the SCK pin.
- The CS# must be held low for data to be clocked. Device will ignore clock pulses if CS# is held high.
- The CS# transition from high to low must occur when SCK is low.
- When SCK and SDI lines are shared between devices, TI recommends to hold the CS# line high on the device that is not to be clocked.

图 **6-3. Serial Data Readback Timing Diagram**

There are several other considerations for SPI readback:

- The R/W bit must be set to 1.
- The MUXOUT pin will always be low for the address portion of the transaction.
- The data on MUXOUT becomes available momentarily after the falling edge of SCK, and therefore, should be read back on the rising edge of SCK.
- The data portion of the transition on the SDI line is always ignored.

6.8 Typical Characteristics

At T_A = 25°C, unless otherwise noted

6.8 Typical Characteristics (continued)

At T_A = 25°C, unless otherwise noted

6.8 Typical Characteristics (continued)

At T_A = 25°C, unless otherwise noted

7 Detailed Description

7.1 Overview

The LMX2694-EP is a high-performance, wideband frequency synthesizer with an integrated VCO and output divider. The VCO operates from 7550 to 15100 MHz, and can be combined with the output divider to produce any frequency in the range of 39.3 MHz to 15.1 GHz. There are two dividers within the input path.

The PLL is fractional-N PLL with a programmable delta-sigma modulator up to the 3rd order. The fractional denominator is a programmable 32-bit long that can provide fine frequency steps easily below 1-Hz resolution, as well as be used to do exact fractions like 1/3, 7/1000, and so on.

For applications where deterministic or adjustable phase is desired, the SYNC pin can be used to get the phase relationship between the OSCIN and RFOUTx pins deterministic. Once this is done, the phase can be adjusted in very fine steps of the VCO period divided by the fractional denominator.

The ultra-fast VCO calibration is designed for applications where the frequency must be swept or abruptly changed. The frequency can be manually programmed.

For JESD204B support, the RFOUTB output can be used as a differential SYSREF output that can be either a single pulse or a series of pulses that occur at a programmable distance away from the rising edges of the output signal.

The LMX2694-EP device requires only a single 3.3-V power supply. The internal power supplies are provided by integrated LDOs, eliminating the need for high-performance external LDOs.

 $\bar{\mathcal{R}}$ 7-1 shows the range of several of the doubler, dividers, and fractional settings.

PARAMETER	MIN	MAX	COMMENTS		
OSCIN doubler	0(1X)	1(2X)	The low noise doubler can be used to increase the phase detector frequency to improve phase noise and avoid spurs. This is in reference to the OSC 2X bit.		
Pre-R divider	1 (bypass)	128	Only use the Pre-R divider if the input frequency is too high for the Post-R divider.		
Post-R divider	1 (bypass)	255	The maximum input frequency for the Post-R divider is 250 MHz. Use the Pre-R divider if necessary.		
N divider	\geqslant 28	524287	The minimum divide depends on modulator order and VCO frequency. See N Divider and Fractional Circuitry for more details.		
Fractional numerator / denominator	1 (integer mode)	$2^{32} - 1 = 4294967295$	The fractional denominator is programmable and can assume any value between 1 and 2^{32} - 1. It is not a fixed denominator.		
Fractional order	0	3	Order 0 is integer mode, and the order can be programmed.		
Channel divider	1 (bypass)	192	This is the series of several dividers. Also, be aware that above 10 GHz, the maximum allowable channel divider value is 6.		
Output frequency	39.3 MHz	15.1 GHz	This is implied by the minimum VCO frequency divided by the maximum channel divider value.		

表 **7-1. Range of Doubler, Divider, and Fractional Settings**

7.2 Functional Block Diagram

7.3 Feature Description

7.3.1 Reference Oscillator Input

The OSCIN pins are used as a frequency reference input to the device. The input is high impedance and requires AC-coupling caps at the pin. The OSCIN pins can be driven single-ended with a CMOS clock or XO. Differential clock input is also supported, making it easier to interface with high-performance system clock devices such as TI's LMK series clock devices. As the OSCIN signal is used as a clock for the VCO calibration, a proper reference signal must be applied at the OSCIN pin at the time of programming FCAL_EN.

7.3.2 Reference Path

The reference path consists of an OSCIN doubler (OSC_2X), Pre-R divider, and a Post-R divider.

图 **7-1. Reference Path Diagram**

The OSCIN doubler (OSC_2X) can double up low OSCIN frequencies. Pre-R (PLL_R_PRE) and Post-R (PLL_R) dividers both divide frequency down. Use 方程式 1 to calculate the phase detector frequency, f_{PD}:

$$
f_{PD} = f_{OSC} \times OSC_2X / (PLL_R_PRE \times PIL_R)
$$
\n(1)

- If the OSCIN doubler is used, the OSCIN signal should have a 50% duty cycle as both the rising and falling edges are used.
- If the OSCIN doubler is not used, only rising edges of the OSCIN signal are used and duty cycle is not critical.

7.3.2.1 OSCIN Doubler (OSC_2X)

The OSCIN doubler allows the user to double the input reference frequency at up to 400 MHz, while adding minimal noise. It may be advantageous to use the doubler to go higher than the maximum phase detector frequency in some situations, because the Pre-R divider may be able to divide down this frequency to a phase detector frequency that is advantageous for fractional spurs.

7.3.2.2 Pre-R Divider (PLL_R_PRE)

The Pre-R divider is useful for reducing the input frequency to help meet the maximum 250-MHz input frequency limitation to the PLL-R divider. Otherwise, it does not have to be used.

7.3.2.3 Post-R Divider (PLL_R)

The Post-R divider can be used to further divide down the frequency to the phase detector frequency. When PLL $R > 1$, the input frequency to this divider is limited to 250 MHz.

7.3.3 State Machine Clock

The state machine clock is a divided-down version of the OSCIN signal that is used internally in the device. This divide value 1, 2, 4, 8, 16, or 32 and is determined by CAL CLK DIV programming word (described in the *[Programming](#page-25-0)* section). This state machine clock impacts various features like the VCO calibration. The state machine clock is calculated as $f_{\text{SM}} = f_{\text{OSC}} / 2^{\text{CAL_CLK_DIV}}$.

7.3.4 PLL Phase Detector and Charge Pump

The phase detector compares the outputs of the Post-R divider and N divider, and will generate a correction current corresponding to the phase error until the two signals are aligned in-phase. This charge-pump current is software-programmable to many different levels, which allows the user to modify the closed-loop bandwidth of the PLL.

7.3.5 N Divider and Fractional Circuitry

The N divider includes fractional compensation that can achieve any fractional denominator from 1 to $(2^{32} - 1)$. The integer portion of N is the whole part of the N divider value, while the fractional portion (N_{frac} = NUM / DEN) is the remaining fraction. In general, the total N divider value is determined by N + NUM / DEN. The N, NUM and DEN are software-programmable. The higher the denominator, the finer the resolution step of the output. For example, even when using f_{PD} = 200 MHz, the output can increment in steps of 200 MHz / (2^{32} - 1) = 0.047 Hz. 方程式 2 shows the relationship between the phase detector and VCO frequencies. Note that in SYNC mode, there is an extra divider that is not shown in 方程式 2.

$$
f_{VCO} = f_{PD} \times [N + NUM/DEN]
$$
 (2)

The sigma-delta modulator that controls this fractional division is also programmable from integer mode to the third order. To make the fractional spurs consistent, the modulator is reset any time that the R0 register is programmed.

The N divider has minimum value restrictions based on the modulator order (MASH_ORDER) and VCO frequency. Furthermore, the PFD_DLY_SEL bit must be programmed in accordance to $\frac{1}{\sqrt{6}}$ 7-2. IncludedDivide may be larger than one in SYNC mode. In all other modes, IncludedDivide is just one.

7.3.6 MUXOUT Pin

The MUXOUT pin can be configured as either a lock detect indicator for the PLL or as a serial data output for the SPI interface to read back registers. Field MUXOUT_LD_SEL (register R0[2]) configures this output.

表 **7-3. MUXOUT Pin Configurations**

When the lock detect indicator is selected, there are two types of indicators that can be selected with the field LD_TYPE (register R59[0]). The first indicator is called "VCOCal" (LD_TYPE = 0), and the second indicator is called "Vtune and VCOCal" (LD_TYPE = 1).

7.3.6.1 Serial Data Output for Readback

In this mode, the MUXOUT pin can be used as a the serial data output of the SPI interface. This output cannot be in a tri-state condition, therefore no line sharing is possible. Details of this pin operation are described in *[Timing Requirements](#page-7-0)*. Readback is very useful when a device is used in full-assist mode, because the VCO calibration data are retrieved and saved for future use. It can also be used to read back the lock detect status using the field rb_LD_VTUNE(register R110[10:9]).

7.3.6.2 Lock Detect Indicator Set as Type "*VCOCal*"

In this mode, the MUXOUT pin will be low when the VCO is calibrating or when the lock detect delay timer is running. Otherwise, the MUXOUT will be high. The programmable timer (LD_DLY, register R60[15:0]) adds an additional delay after the VCO calibration finishes and before the lock detect indicator is asserted high. LD_DLY is a 16-bit unsigned quantity that corresponds to the 4 times the number of phase detector cycles in absolute delay. For example, a phase detector frequency of 100 MHz and the LD_DLY = 10000 will add a delay of 400 µs before the indicator is asserted. This indicator will remain in its current state (high or low) until register R0 is programmed with FCAL_EN = 1 with a valid input reference. In other words, if the PLL goes out of lock or the input reference goes away when the current state is high, then the current state will remain high.

7.3.6.3 Lock Detect Indicator Set as Type "*Vtune and VCOCal*"

In this mode the MUXOUT pin will be high when the VCO calibration has finished, the lock detect delay timer is finished running, and the PLL is locked. This indicator may remain in its current state (high or low) if the OSCin signal is lost. The true status of the indicator will be updated and resume its operation only when a valid input reference to the OSCin pin is returned. An alternative method to monitor the OSCin of the PLL is recommended. This indicator is reliable as long as the reference to OSCin is present.

The output of the device can be automatically muted when lock detect indicator "Vtune and VCOCal" is low. This feature is enabled with the field OUT_MUTE (register R0[9]) asserted.

7.3.7 VCO (Voltage-Controlled Oscillator)

The LMX2694-EP includes a fully integrated VCO. The VCO takes the voltage from the loop filter and converts this into a frequency. The VCO frequency is related to the other frequencies and as follows:

 $f_{VCO} = f_{PD} \times N$ divider \times IncludedDivide (3)

7.3.7.1 VCO Calibration

To reduce the VCO tuning gain, and therefore improve the VCO phase-noise performance, the VCO frequency range is divided into several different frequency bands. The entire range (7550 to 15100 MHz) covers an octave that allows the divider to take care of frequencies below the lower bound. This creates the need for frequency calibration to determine the correct frequency band given a desired output frequency. The frequency calibration routine is activated any time that the R0 register is programmed with the FCAL_EN = 1. It is important that a valid OSCIN signal must present before VCO calibration begins.

The VCO also has an internal amplitude calibration algorithm to optimize the phase noise, which is also activated any time the R0 register is programmed.

The optimum internal settings for this are temperature-dependent. If the temperature is allowed to drift too much without being recalibrated, some minor phase noise degradation could result. The maximum allowable drift for

continuous lock, ΔT_{Cl} , is stated in the electrical specifications. For this device, a number of 125°C means the device never loses lock if the device is operated under recommended operating conditions.

The LMX2694-EP allows the user to assist the VCO calibration. In general, there are three kinds of assistance, as shown in $\bar{\mathcal{R}}$ 7-4.

表 **7-4. Assisting the VCO Calibration Speed**

For the no-assist method, just set VCO SEL = 7 and this is done. For partial-assist, the VCO calibration speed can be improved by changing the VCO_SEL bit according to frequency. Note that the frequency is not the actual VCO core range, but actually favors choosing the VCO. This is not only optimal for VCO calibration speed, but required for reliable locking.

表 **7-5. Minimum VCO_SEL for Partial Assist**

For fastest calibration time, it is ideal to use the minimum VCO core as recommended in $\overline{\mathcal{R}}$ 7-5. The $\overline{\mathcal{R}}$ 7-6 shows typical VCO calibration times (in μs) for this choice in bold as well as showing how long the calibration time is increased if a higher than necessary VCO core is chosen. Realize that these calibration times are specific to these f_{OSC} and f_{PD} conditions specified and at the boundary of two cores, sometimes the calibration time can be increased.

 $#$ 7-6. Typical Calibration Times for f_{OSC} = f_{PD} = 100 MHz Based on VCO_SEL

f_{VCO} (GHz)	VCO_SEL								
	VCO7	VCO ₆	VCO ₅	VCO ₄	VCO ₃	VCO ₂	VCO ₁		
8.1	650	540	550	440	360	230	110		
9.3	610	530	540	430	320	220	Invalid		
10.4	590	520	530	430	240 Invalid				
11.4	340	290	280	180	Invalid				
12.5	270	170	120	Invalid					
13.6	240	130	Invalid						
14.7	160	Invalid							

7.3.7.2 Determining the VCO Gain

The VCO gain varies between the seven cores, and is the lowest at the lowest end of the band and highest at the highest end of each band. For a more accurate estimation, use $\frac{1}{\mathcal{R}}$ [7-7](#page-17-0).

表 **7-7. VCO Gain**

Based ion 表 7-7, 方程式 4 can estimate the VCO gain for an arbitrary VCO frequency of f_{VCO} :

$$
K_{VCO} = K_{VCO}1 + (K_{VCO}2 - K_{VCO}1) \times (f_{VCO} - f1) / (f2 - f1)
$$
\n(4)

7.3.8 Channel Divider

To go below the VCO lower bound of 7550 MHz, the channel divider can be used. The channel divider consists of four segments, and the total division value is equal to the multiplication of them. Therefore, not all values are valid.

图 **7-2. Channel Divider**

When the channel divider is used, there are limitations on the values. $\bar{\mathcal{R}}$ 7-8 shows how these values are implemented and which segments are used.

表 **7-8. Channel Divider Segments**

The channel divider is powered up whenever an output (OUTx_MUX) is selected to the channel divider or SYSREF, regardless of whether it is powered down or not. When an output is not used, TI recommends selecting the VCO output to ensure that the channel divider is not unnecessarily powered up.

表 **7-9. Channel Divider**

7.3.9 Output Buffer

The RF output buffer type is open-collector that requires an external pullup to V_{CC} . This component may be a 50-Ω resistor or an inductor. The inductor has less controlled impedance, but higher power. For the inductor case, it is often helpful to follow this with a resistive pad. The output power can be programmed to various levels or disabled while still keeping the PLL in lock.

表 **7-10. OUTx_PWR Recommendations**

7.3.10 Powerdown Modes

The LMX2694-EP can be powered up and down using the CE pin or the POWERDOWN bit. When the device comes out of the powered-down state, either by resuming the POWERDOWN bit to zero or by pulling back CE pin HIGH (if it was powered down by CE pin), register R0 must be programmed with FCAL_EN high again to recalibrate the device.

7.3.11 Treatment of Unused Pins

This device has several pins for many features and there is a preferred way to treat these pins if not needed. For the input pins, a series resistor is recommend, but they can be directly shorted.

表 **7-11. Recommended Treatment of Pins**

7.3.12 Phase Synchronization

7.3.12.1 General Concept

The SYNC pin allows the user to synchronize the LMX2694-EP such that the delay from the rising edge of the OSCIN signal to the output signal is deterministic. Initially, the devices are locked to the input, but are not synchronized. The user sends a synchronization pulse that is reclocked to the next rising edge of the OSCIN

pulse. After a given time, t_1 , the phase relationship from OSCIN to f_{OUT} will be deterministic. This time is dominated by the sum of the VCO calibration time, the analog setting time of the PLL loop, and the MASH_RST_CNT if used in fractional mode.

图 **7-3. Phase SYNC Mechanism**

When the SYNC feature is enabled, part of the channel divide may be included in the feedback path.

表 **7-12. IncludedDivide With VCO_PHASE_SYNC = 1**

图 **7-4. Phase SYNC Diagram**

7.3.12.2 Categories of Applications for SYNC

The requirements for SYNC depend on certain setup conditions. In cases that the SYNC is not timing critical, it can be done through software by toggling the VCO_PHASE_SYNC bit from 0 to 1. \boxtimes [7-5](#page-20-0) gives the different categories. When it is timing critical, then it must be done through the pin and the setup and hold times for the OSCIN pin are critical. For timing critical SYNC (Category 3 only), adhere to the following guidelines.

表 **7-13. SYNC Pin Timing Characteristics for Category 3 SYNC**

图 **7-5. Determining the SYNC Category**

7.3.12.3 Procedure for Using SYNC

This procedure must be used to put the device in SYNC mode.

- 1. Use the flowchart to determine the SYNC category.
- 2. Make determinations for OSCIN and using SYNC based on the category.
	- a. If category 4, SYNC cannot be performed in this setup.
	- b. If category 3, ensure that the maximum $f_{\rm OSC}$ frequency for SYNC is not violated and there are hardware accommodations to use the SYNC pin.
- 3. If the channel divide is used, determine the included channel divide value which will be 2 × SEG1 of the channel divide.
	- a. If OUTA_MUX is not channel divider and OUTB_MUX is not channel divider or SYSREF, then IncludedDivide = 1.
- b. Otherwise, IncludedDivide = $2 \times$ SEG1. In the case that the channel divider is 2, then IncludedDivide = 4.
- 4. If not done already, divide the N divider and fractional values by the included channel divide to account for the included channel divide.
- 5. Program the device with the VCO_PHASE_SYNC = 1. Note that this does not count as applying a SYNC to device (for category 2).
- 6. Apply the SYNC, if required.
	- a. If category 2, VCO, PHASE, SYNC can be toggled from 0 to 1. Alternatively, a rising edge can be sent to the SYNC pin and the timing of this is not critical.
	- b. If category 3, the SYNC pin must be used, and the timing must be away from the rising edge of the OSCIN signal.

7.3.12.4 SYNC Input Pin

If not using SYNC mode (VCO_PHASE_SYNC = 0), the INPIN_IGNORE bit must be set to one, otherwise it causes issues with lock detect. If the pin is desired for to be used and VCO PHASE SYNC = 1, then set INPIN_IGNORE = 0.

7.3.13 Phase Adjust

The MASH_SEED word can use the sigma-delta modulator to shift output signal phase with respect to the input reference. If a SYNC pulse is sent (software or pin) or the MASH is reset with MASH_RST_N, then this phase shift is from the initial phase of zero. If the MASH_SEED word is written to, then this phase is added. The phase shift is calculated as below.

Phase shift in degrees = 360 × (MASH_SEED / PLL_DEN) × (IncludedDivide / CHDIV) (5)

For example:

MASH SEED = 1; PLL DEN = 12; CHDIV = 16

If VCO_PHASE_SYNC = 0, Phase shift = $360 \times (1/12) \times (1/16) = 1.875$ degrees.

If VCO_PHASE_SYNC = 1, Phase shift = $360 \times (1/12) \times (4/16) = 7.5$ degrees.

There are several considerations when using MASH_SEED.

- Phase shift can be done with a PLL NUM = 0, but MASH_ORDER must be greater than zero. For MASH ORDER = 1, the phase shifting only occurs when MASH SEED is a multiple of PLL DEN.
- For the 2nd order modulator, PLL N \geq 45. For the 3rd order modulator, PLL N \geq 49.

When using MASH_SEED in the case where IncludedDivide > 1, there are several additional considerations in order to get the phase shift to be monotonically increasing with MASH_SEED.

- TI recommends to use MASH_ORDER ≤ 2 .
- When using the 2nd order modulator for VCO frequencies below 10 GHz (when IncludedDivide = 6) or 9 GHz (when IncludedDivide = 4), it may be necessary to increase the PLL $\,$ N value much higher or change to the 1st order modulator. When this is necessary depends on the VCO frequency, IncludedDivide, and PLL_N value.

7.3.14 Fine Adjustments for Phase Adjust and Phase SYNC

Phase SYNC refers to the process of getting the same phase relationship for every power up cycle and each time assuming that a given programming procedure is followed. However, there are some adjustments that can be made to get the most accurate results. As for the consistency of the phase SYNC, the only source of variation could be if the VCO calibration chooses a different VCO core and capacitor, which can introduce a bimodal distribution with about 10 ps of variation. If this 10 ps is not desirable, then it can be eliminated by reading back the VCO core, capcode, and DACISET values and forcing these values to ensure the same calibration settings every time. The delay through the device varies from part to part and can be on the order of 60 ps. This part to part variation can be calibrated out with the MASH SEED. The variation in delay through the device also changes on the order of +2.5 ps/°C, but devices on the same board likely have similar temperatures, so this will somewhat track. In summary, the device can be made to have consistent delay through the part and there are

means to adjust out any remaining errors with the MASH_SEED. This tends only to be an issue at higher output frequencies when the period is shorter.

7.3.15 SYSREF

The LMX2694-EP can generate a SYSREF output signal that is synchronized to f_{OUT} with a programmable delay. This output can be a single pulse, series of pulses, or a continuous stream of pulses. To use the SYSREF capability, the PLL must first be placed in SYNC mode with VCO_PHASE_SYNC = 1.

图 **7-6. SYSREF Setup**

As \boxtimes 7-6 shows, the SYSREF feature uses IncludedDivide and SYSREF DIV PRE divider to generate f_{INTERPOLATOR}. This frequency is used for re-clocking of the rising and falling edges at the SYSREFREQ pin. In master mode, the f_{INTERPOLATOR} is further divided by 2 x SYSREF_DIV to generate finite series or continuous stream of pulses.

表 **7-14. SYSREF Setup**

The delay can be programmed using the JESD_DAC1_CTRL, JESD_DAC2_CTRL, JESD_DAC3_CTRL, and JESD_DAC4_CTRL words. By concatenating these words into a larger word called "SYSREFPHASESHIFT", the relative delay can be found. The sum of these words must always be 63.

表 **7-15. SYSREF Delay**

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=ZHCSKL5D&partnum=LMX2694-EP)* 23

7.3.15.1 Programmable Fields

表 7-16 has the programmable fields for the SYSREF functionality.

表 **7-16. SYSREF Programming Fields**

7.3.15.2 Input and Output Pin Formats

7.3.15.2.1 SYSREF Output Format

The SYSREF output comes in differential format through RFOUTB. This will have a minimum voltage of about 2.3 V and a maximum of 3.3 V. If DC coupling cannot be used, there are two strategies for AC coupling.

图 **7-7. SYSREF Output**

- 1. Send a series of pulses to establish a DC-bias level across the AC-coupling capacitor.
- 2. Establish a bias voltage at the data converter that is below the threshold voltage by using a resistive divider.

7.3.15.3 SYSREF Examples

The SYSREF can be used in a repeater mode, which just echos the input, after the SYSREF is reclocked to the $f_{\text{INTERPOLATOR}}$ frequency and then RFOUT—or it can be used in a repeater. In repeater mode, it can repeat 1, 2, 4, 8, or infinite (continuous) pulses. The frequency for repeater mode is equal to the RFOUT frequency divided by the SYSREF divider.

图 **7-8. SYSREF Out in Repeater Mode**

In master mode, the SYSREFREQ pin is pulled high to allow the SYSREF output.

图 **7-9. SYSREF Out in Pulsed / Continuous Mode**

7.3.15.4 SYSREF Procedure

To use SYSREF, do the these steps:

- 1. Put the device in SYNC mode using the procedure already outlined.
- 2. Figure out IncludedDivide the same way it is done for SYNC mode.
- 3. Calculate the SYSREF_DIV_PRE value such that the interpolator frequency (f_{INTERPOLATOR}) is in the range of 800 to 1500 MHz. $f_{INTERPOLATOR} = f_{VCO}$ / IncludedDivide / SYSREF_DIV_PRE. Make this frequency a multiple of $f_{\rm OSC}$ if possible.
- 4. If using master mode (SYSREF_REPEAT = 0), ensure SYSREFREQ pin is high.
- 5. If using repeater mode (SYSREF_REPEAT = 1), set up the pulse count if desired. Pulses are created by toggling the SYSREFREQ pin.
- 6. Adjust the delay between the RFOUTA and RFOUTB signal using the JESD_DACx_CTRL fields.

7.4 Device Functional Modes

 $\overline{\mathcal{R}}$ 7-17 shows the function modes of the LMX2694-EP.

7.5 Programming

The LMX2694-EP is programmed using 24-bit shift registers. The shift register consists of a R/W bit (MSB), followed by a 7-bit address field and a 16-bit data field. For the R/W bit, 0 is for write, and 1 is for read. The address field ADDRESS[6:0] is used to decode the internal register address. The remaining 16 bits form the data field DATA[15:0]. While CS# is low, serial data is clocked into the shift register upon the rising edge of clock (data is programmed MSB first). When CS# goes high, data is transferred from the data field into the selected register bank. See $\overline{\otimes}$ [6-2](#page-8-0) for timing details.

7.5.1 Recommended Initial Power-Up Sequence

For the most reliable programming, TI recommends this procedure:

- 1. Apply power to device.
- 2. Program RESET = 1 to reset registers.
- 3. Program RESET = 0 to remove reset.
- 4. Program registers as shown in the register map in REVERSE order from highest to lowest.
- 5. Programming of registers R113 down to R79 is not required, but if they are programmed, they should be done so as the register map shows. Programming of registers R79 down to R0 is required. Registers in this range that only 1's and 0's should also be programmed in accordance to the register map. Do NOT assume that the power-on reset state and the recommended value are the same.
- 6. Wait 10 ms.
- 7. Program register R0 one additional time with FCAL EN = 1 to ensure that the VCO calibration runs from a stable state.

7.5.2 Recommended Sequence for Changing Frequencies

The recommended sequence for changing frequencies is as follows:

- 1. Change the N-divider value.
- 2. Program the PLL numerator and denominator.
- 3. Program FCAL_EN (R0[3]) = 1.

7.6 Register Maps

[LMX2694-EP](https://www.ti.com.cn/product/cn/lmx2694-ep?qgpn=lmx2694-ep) [ZHCSKL5D](https://www.ti.com.cn/cn/lit/pdf/ZHCSKL5) – NOVEMBER 2019 – REVISED MARCH 2022 **www.ti.com.cn**

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=ZHCSKL5D&partnum=LMX2694-EP)* 29

[ZHCSKL5D](https://www.ti.com.cn/cn/lit/pdf/ZHCSKL5) – NOVEMBER 2019 – REVISED MARCH 2022

[LMX2694-EP](https://www.ti.com.cn/product/cn/lmx2694-ep?qgpn=lmx2694-ep)

[LMX2694-EP](https://www.ti.com.cn/product/cn/lmx2694-ep?qgpn=lmx2694-ep) [ZHCSKL5D](https://www.ti.com.cn/cn/lit/pdf/ZHCSKL5) – NOVEMBER 2019 – REVISED MARCH 2022 **www.ti.com.cn**

[LMX2694-EP](https://www.ti.com.cn/product/cn/lmx2694-ep?qgpn=lmx2694-ep)

[ZHCSKL5D](https://www.ti.com.cn/cn/lit/pdf/ZHCSKL5) – NOVEMBER 2019 – REVISED MARCH 2022

表 **7-18. Device Registers**

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=ZHCSKL5D&partnum=LMX2694-EP)* 31

www.ti.com.cn

TEXAS

INSTRUMENTS

Complex bit access types are encoded to fit into small table cells. $\bar{\mathcal{R}}$ 7-19 shows the codes that are used for access types in this section.

表 **7-19. Device Access Type Codes**

表 **7-19. Device Access Type Codes (continued)**

7.6.1 R0 Register (Offset = 0x0) [reset = 0x200C]

R0 is shown in \boxtimes 7-10 and described in $\ddot{\textless}$ 7-20.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-10. R0 Register**

表 **7-20. R0 Register Field Descriptions**

7.6.2 R1 Register (Offset = 0x1) [reset = 0x80C]

R1 is shown in \boxtimes [7-11](#page-37-0) and described in $\ddot{\textless}$ [7-21](#page-37-0).

Return to 表 [7-18](#page-30-0).

[LMX2694-EP](https://www.ti.com.cn/product/cn/lmx2694-ep?qgpn=lmx2694-ep) [ZHCSKL5D](https://www.ti.com.cn/cn/lit/pdf/ZHCSKL5) – NOVEMBER 2019 – REVISED MARCH 2022 **www.ti.com.cn**

表 **7-21. R1 Register Field Descriptions**

7.6.3 R2 Register (Offset = 0x2) [reset = 0x500]

R2 is shown in \boxtimes 7-12 and described in $\frac{1}{\mathcal{R}}$ 7-22.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-12. R2 Register**

____ .															
15	14	13	12		10 ¹	9	\mathbf{R}		b.		μ	\sim			v
RESERVED															
R/W-0x500															

7.6.4 R3 Register (Offset = 0x3) [reset = 0x642]

R3 is shown in $\boxed{8}$ 7-13 and described in $\frac{1}{\sqrt{6}}$ 7-23.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-13. R3 Register**

表 **7-23. R3 Register Field Descriptions**

7.6.5 R4 Register (Offset = 0x4) [reset = 0xA43]

R4 is shown in \boxtimes 7-14 and described in $\frac{1}{\mathcal{R}}$ 7-24.

Return to 表 [7-18](#page-30-0).

图 **7-14. R4 Register**

表 **7-24. R4 Register Field Descriptions**

7.6.6 R5 Register (Offset = 0x5) [reset = 0xC8]

R5 is shown in $\overline{8}$ 7-15 and described in $\overline{\mathcal{R}}$ 7-25.

Return to 表 [7-18](#page-30-0).

图 **7-15. R5 Register**

表 **7-25. R5 Register Field Descriptions**

7.6.7 R6 Register (Offset = 0x6) [reset = 0xC802]

R6 is shown in $\boxed{8}$ 7-16 and described in $\frac{1}{\sqrt{6}}$ 7-26.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-16. R6 Register**

表 **7-26. R6 Register Field Descriptions**

7.6.8 R7 Register (Offset = 0x7) [reset = 0xB2]

R7 is shown in $\boxed{8}$ 7-17 and described in $\frac{1}{\sqrt{6}}$ [7-27](#page-39-0).

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-17. R7 Register**

表 **7-27. R7 Register Field Descriptions**

7.6.9 R8 Register (Offset = 0x8) [reset = 0x2000]

R8 is shown in \boxtimes 7-18 and described in $\ddot{\textless}$ 7-28.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-28. R8 Register Field Descriptions**

7.6.10 R9 Register (Offset = 0x9) [reset = 0x604]

R9 is shown in \boxtimes 7-19 and described in $\ddot{\textless}$ 7-29.

Return to 表 [7-18](#page-30-0).

图 **7-19. R9 Register**

表 **7-29. R9 Register Field Descriptions**

表 **7-29. R9 Register Field Descriptions (continued)**

7.6.11 R10 Register (Offset = 0xA) [reset = 0x10F8]

R10 is shown in $\boxed{8}$ 7-20 and described in $\frac{1}{\mathcal{R}}$ 7-30.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-20. R10 Register**

表 **7-30. R10 Register Field Descriptions**

7.6.12 R11 Register (Offset = 0xB) [reset = 0x18]

R11 is shown in $\boxed{8}$ 7-21 and described in $\frac{1}{\sqrt{6}}$ 7-31.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-31. R11 Register Field Descriptions**

7.6.13 R12 Register (Offset = 0xC) [reset = 0x5001]

R12 is shown in $\overline{\otimes}$ 7-22 and described in $\overline{\ddot{\mathcal{R}}}$ 7-32.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-22. R12 Register**

表 **7-32. R12 Register Field Descriptions**

表 **7-32. R12 Register Field Descriptions (continued)**

7.6.14 R13 Register (Offset = 0xD) [reset = 0x4000]

R13 is shown in $\overline{8}$ 7-23 and described in $\overline{\mathcal{R}}$ 7-33.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-23. R13 Register**

7.6.15 R14 Register (Offset = 0xE) [reset = 0x1E70]

R14 is shown in $\boxed{8}$ 7-24 and described in $\frac{1}{\sqrt{6}}$ 7-34.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

7.6.16 R15 Register (Offset = 0xF) [reset = 0x64F]

R15 is shown in $\overline{8}$ 7-25 and described in $\overline{\mathcal{R}}$ [7-35.](#page-42-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-25. R15 Register**

表 **7-35. R15 Register Field Descriptions**

7.6.17 R16 Register (Offset = 0x10) [reset = 0x80]

R16 is shown in $\overline{\otimes}$ 7-26 and described in $\overline{\otimes}$ 7-36.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-26. R16 Register**

表 **7-36. R16 Register Field Descriptions**

7.6.18 R17 Register (Offset = 0x11) [reset = 0x96]

R17 is shown in $\boxed{8}$ 7-27 and described in $\frac{1}{\mathcal{R}}$ 7-37.

Return to 表 [7-18](#page-30-0).

图 **7-27. R17 Register**

表 **7-37. R17 Register Field Descriptions**

7.6.19 R18 Register (Offset = 0x12) [reset = 0x64]

R18 is shown in $\overline{8}$ 7-28 and described in $\overline{\mathcal{R}}$ 7-38.

Return to 表 [7-18](#page-30-0).

表 **7-38. R18 Register Field Descriptions**

7.6.20 R19 Register (Offset = 0x13) [reset = 0x27B7]

R19 is shown in $\boxed{8}$ [7-29](#page-43-0) and described in $\frac{1}{\sqrt{6}}$ [7-39.](#page-43-0)

[LMX2694-EP](https://www.ti.com.cn/product/cn/lmx2694-ep?qgpn=lmx2694-ep) [ZHCSKL5D](https://www.ti.com.cn/cn/lit/pdf/ZHCSKL5) – NOVEMBER 2019 – REVISED MARCH 2022 **www.ti.com.cn**

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-29. R19 Register** 15 15 14 13 12 11 10 9 8 RESERVED R/W-0x27 7 6 5 5 4 3 2 1 0 VCO_CAPCTRL R/W-0xB7

表 **7-39. R19 Register Field Descriptions**

7.6.21 R20 Register (Offset = 0x14) [reset = 0x3048]

R20 is shown in $\boxed{8}$ 7-30 and described in $\frac{1}{\mathcal{R}}$ 7-40.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-30. R20 Register**

表 **7-40. R20 Register Field Descriptions**

7.6.22 R21 Register (Offset = 0x15) [reset = 0x401]

R21 is shown in $\overline{\mathbb{R}}$ 7-31 and described in $\overline{\mathbb{R}}$ [7-41.](#page-44-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-31. R21 Register**

表 **7-41. R21 Register Field Descriptions**

7.6.23 R22 Register (Offset = 0x16) [reset = 0x1]

R22 is shown in $\overline{8}$ 7-32 and described in $\overline{\&}$ 7-42.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-32. R22 Register**

7.6.24 R23 Register (Offset = 0x17) [reset = 0x7C]

R23 is shown in $\boxed{8}$ 7-33 and described in $\frac{1}{\sqrt{6}}$ 7-43.

Return to 表 [7-18](#page-30-0).

图 **7-33. R23 Register**

表 **7-43. R23 Register Field Descriptions**

7.6.25 R24 Register (Offset = 0x18) [reset = 0x71A]

R24 is shown in $\overline{\otimes}$ 7-34 and described in $\overline{\otimes}$ 7-44.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-34. R24 Register**

表 **7-44. R24 Register Field Descriptions**

7.6.26 R25 Register (Offset = 0x19) [reset = 0x624]

R25 is shown in $\boxed{8}$ 7-35 and described in $\frac{1}{\mathcal{R}}$ [7-45.](#page-45-0)

Return to 表 [7-18](#page-30-0).

图 **7-35. R25 Register**

图 **7-35. R25 Register (continued)**

R/W-0x624

表 **7-45. R25 Register Field Descriptions**

7.6.27 R26 Register (Offset = 0x1A) [reset = 0xDB0]

R26 is shown in $\overline{\otimes}$ 7-36 and described in $\overline{\otimes}$ 7-46.

Return to 表 [7-18](#page-30-0).

图 **7-36. R26 Register**

表 **7-46. R26 Register Field Descriptions**

7.6.28 R27 Register (Offset = 0x1B) [reset = 0x2]

R27 is shown in $\boxed{8}$ 7-37 and described in $\frac{1}{\sqrt{6}}$ 7-47.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-37. R27 Register**

表 **7-47. R27 Register Field Descriptions**

7.6.29 R28 Register (Offset = 0x1C) [reset = 0x488]

R28 is shown in $\overline{8}$ 7-38 and described in $\overline{\mathcal{R}}$ 7-48.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-38. R28 Register**

表 **7-48. R28 Register Field Descriptions**

7.6.30 R29 Register (Offset = 0x1D) [reset = 0x318C]

R29 is shown in $\overline{8}$ [7-39](#page-46-0) and described in $\overline{\mathcal{R}}$ [7-49.](#page-46-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

7.6.31 R30 Register (Offset = 0x1E) [reset = 0x318C]

R30 is shown in $\overline{\otimes}$ 7-40 and described in $\overline{\otimes}$ 7-50.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-50. R30 Register Field Descriptions**

7.6.32 R31 Register (Offset = 0x1F) [reset = 0xC3EC]

R31 is shown in $\sqrt{8}$ 7-41 and described in $\frac{1}{\sqrt{8}}$ 7-51.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-41. R31 Register**

表 **7-51. R31 Register Field Descriptions**

7.6.33 R32 Register (Offset = 0x20) [reset = 0x393]

R32 is shown in $\boxed{8}$ 7-42 and described in $\frac{1}{6}\sqrt{2}$, [7-52.](#page-47-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-42. R32 Register**

表 **7-52. R32 Register Field Descriptions**

7.6.34 R33 Register (Offset = 0x21) [reset = 0x1E21]

R33 is shown in $\boxed{8}$ 7-43 and described in $\frac{1}{6}\times$ 7-53.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-43. R33 Register**

表 **7-53. R33 Register Field Descriptions**

7.6.35 R34 Register (Offset = 0x22) [reset = 0x10]

R34 is shown in $\boxed{8}$ 7-44 and described in $\frac{1}{6}\times$ 7-54.

Return to 表 [7-18](#page-30-0).

图 **7-44. R34 Register**

表 **7-54. R34 Register Field Descriptions**

7.6.36 R35 Register (Offset = 0x23) [reset = 0x4]

R35 is shown in $\boxed{8}$ 7-45 and described in $\frac{1}{\sqrt{6}}$ 7-55.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-45. R35 Register**

表 **7-55. R35 Register Field Descriptions**

7.6.37 R36 Register (Offset = 0x24) [reset = 0x70]

R36 is shown in $\overline{8}$ [7-46](#page-48-0) and described in $\overline{\mathcal{R}}$ [7-56.](#page-48-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

7.6.38 R37 Register (Offset = 0x25) [reset = 0x205]

R37 is shown in $\overline{\otimes}$ 7-47 and described in $\overline{\otimes}$ 7-57.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-57. R37 Register Field Descriptions**

7.6.39 R38 Register (Offset = 0x26) [reset = 0xFFFF]

R38 is shown in $\overline{\otimes}$ 7-48 and described in $\overline{\otimes}$ 7-58.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-48. R38 Register**

表 **7-58. R38 Register Field Descriptions**

7.6.40 R39 Register (Offset = 0x27) [reset = 0xFFFF]

R39 is shown in $\boxed{8}$ 7-49 and described in $\frac{1}{\sqrt{6}}$ [7-59.](#page-49-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-49. R39 Register**

表 **7-59. R39 Register Field Descriptions**

7.6.41 R40 Register (Offset = 0x28) [reset = 0x0]

R40 is shown in $\boxed{8}$ 7-50 and described in $\frac{1}{\sqrt{6}}$ 7-60.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-50. R40 Register**

表 **7-60. R40 Register Field Descriptions**

7.6.42 R41 Register (Offset = 0x29) [reset = 0x0]

R41 is shown in $\overline{\otimes}$ 7-51 and described in $\overline{\otimes}$ 7-61.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-51. R41 Register**

表 **7-61. R41 Register Field Descriptions**

7.6.43 R42 Register (Offset = 0x2A) [reset = 0x0]

R42 is shown in $\boxed{8}$ 7-52 and described in $\frac{1}{\sqrt{6}}$ 7-62.

Return to 表 [7-18](#page-30-0).

图 **7-52. R42 Register**

表 **7-62. R42 Register Field Descriptions**

7.6.44 R43 Register (Offset = 0x2B) [reset = 0x0]

R43 is shown in $\overline{8}$ [7-53](#page-50-0) and described in $\overline{\mathcal{R}}$ [7-63.](#page-50-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

7.6.45 R44 Register (Offset = 0x2C) [reset = 0x22A2]

R44 is shown in $\overline{\otimes}$ 7-54 and described in $\overline{\otimes}$ 7-64.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-64. R44 Register Field Descriptions**

7.6.46 R45 Register (Offset = 0x2D) [reset = 0xC622]

R45 is shown in $\overline{8}$ 7-55 and described in $\overline{\mathcal{R}}$ [7-65.](#page-51-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-55. R45 Register**

图 **7-55. R45 Register (continued)**

7.6.47 R46 Register (Offset = 0x2E) [reset = 0x7F0]

R46 is shown in $\overline{\otimes}$ 7-56 and described in $\overline{\ddot{\mathcal{R}}}$ 7-66.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-56. R46 Register**

表 **7-66. R46 Register Field Descriptions**

7.6.48 R47 Register (Offset = 0x2F) [reset = 0x300]

R47 is shown in $\overline{\otimes}$ 7-57 and described in $\overline{\otimes}$ 7-67.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-57. R47 Register**

表 **7-67. R47 Register Field Descriptions**

7.6.49 R48 Register (Offset = 0x30) [reset = 0x3E0]

R48 is shown in $\boxed{8}$ 7-58 and described in $\frac{1}{\mathcal{R}}$ 7-68.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-68. R48 Register Field Descriptions**

7.6.50 R49 Register (Offset = 0x31) [reset = 0x4180]

R49 is shown in $\overline{8}$ 7-59 and described in $\overline{\mathcal{R}}$ 7-69.

Return to 表 [7-18](#page-30-0).

图 **7-59. R49 Register**

表 **7-69. R49 Register Field Descriptions**

7.6.51 R50 Register (Offset = 0x32) [reset = 0x80]

R50 is shown in $\boxed{8}$ 7-60 and described in $\frac{1}{\sqrt{6}}$ 7-70.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-60. R50 Register**

表 **7-70. R50 Register Field Descriptions**

7.6.52 R51 Register (Offset = 0x33) [reset = 0x80]

R51 is shown in $\overline{8}$ 7-61 and described in $\overline{\mathcal{R}}$ [7-71.](#page-53-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-61. R51 Register**

表 **7-71. R51 Register Field Descriptions**

7.6.53 R52 Register (Offset = 0x34) [reset = 0x420]

R52 is shown in $\overline{\otimes}$ 7-62 and described in $\overline{\otimes}$ 7-72.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-62. R52 Register**

表 **7-72. R52 Register Field Descriptions**

7.6.54 R53 Register (Offset = 0x35) [reset = 0x0]

R53 is shown in $\boxed{8}$ 7-63 and described in $\frac{1}{\sqrt{6}}$ 7-73.

Return to 表 [7-18](#page-30-0).

图 **7-63. R53 Register**

表 **7-73. R53 Register Field Descriptions**

7.6.55 R54 Register (Offset = 0x36) [reset = 0x0]

R54 is shown in $\overline{\otimes}$ 7-64 and described in $\overline{\otimes}$ 7-74.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-64. R54 Register**

表 **7-74. R54 Register Field Descriptions**

7.6.56 R55 Register (Offset = 0x37) [reset = 0x0]

R55 is shown in $\boxed{8}$ 7-65 and described in 表 [7-75.](#page-54-0)

Return to 表 [7-18](#page-30-0).

图 **7-65. R55 Register**

图 **7-65. R55 Register (continued)**

R/W-0x0

表 **7-75. R55 Register Field Descriptions**

7.6.57 R56 Register (Offset = 0x38) [reset = 0x0]

R56 is shown in $\boxed{8}$ 7-66 and described in $\frac{1}{6}$ 7-76.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-76. R56 Register Field Descriptions**

7.6.58 R57 Register (Offset = 0x39) [reset = 0x0]

R57 is shown in $\boxed{8}$ 7-67 and described in $\frac{1}{\sqrt{6}}$ 7-77.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-67. R57 Register**

表 **7-77. R57 Register Field Descriptions**

7.6.59 R58 Register (Offset = 0x3A) [reset = 0x8001]

R58 is shown in $\overline{\otimes}$ 7-68 and described in $\overline{\otimes}$ 7-78.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-68. R58 Register**

表 **7-78. R58 Register Field Descriptions**

Copyright © 2022 Texas Instruments Incorporated *[Submit Document Feedback](https://www.ti.com/feedbackform/techdocfeedback?litnum=ZHCSKL5D&partnum=LMX2694-EP)* 55

7.6.60 R59 Register (Offset = 0x3B) [reset = 0x1]

R59 is shown in $\overline{\otimes}$ 7-69 and described in $\overline{\otimes}$ 7-79.

Return to 表 [7-18](#page-30-0).

表 **7-79. R59 Register Field Descriptions**

7.6.61 R60 Register (Offset = 0x3C) [reset = 0x3E8]

R60 is shown in $\overline{8}$ 7-70 and described in $\overline{\mathcal{R}}$ 7-80.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-70. R60 Register**

表 **7-80. R60 Register Field Descriptions**

7.6.62 R61 Register (Offset = 0x3D) [reset = 0xA8]

R61 is shown in $\boxed{8}$ 7-71 and described in $\frac{1}{6}\sqrt{2}$ 7-81.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-71. R61 Register**

表 **7-81. R61 Register Field Descriptions**

7.6.63 R62 Register (Offset = 0x3E) [reset = 0xAE]

R62 is shown in $\boxed{8}$ 7-72 and described in $\frac{1}{\mathcal{R}}$ 7-82.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-82. R62 Register Field Descriptions**

7.6.64 R63 Register (Offset = 0x3F) [reset = 0x0]

R63 is shown in $\overline{8}$ 7-73 and described in $\overline{\mathcal{R}}$ 7-83.

Return to 表 [7-18](#page-30-0).

图 **7-73. R63 Register**

表 **7-83. R63 Register Field Descriptions**

7.6.65 R64 Register (Offset = 0x40) [reset = 0x1388]

R64 is shown in $\boxed{8}$ 7-74 and described in $\frac{1}{\sqrt{6}}$ 7-84.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-74. R64 Register**

表 **7-84. R64 Register Field Descriptions**

7.6.66 R65 Register (Offset = 0x41) [reset = 0x0]

R65 is shown in $\overline{8}$ 7-75 and described in $\overline{\mathcal{R}}$ [7-85.](#page-57-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-75. R65 Register**

表 **7-85. R65 Register Field Descriptions**

7.6.67 R66 Register (Offset = 0x42) [reset = 0x140]

R66 is shown in $\boxed{8}$ 7-76 and described in $\frac{1}{\sqrt{6}}$ 7-86.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-76. R66 Register**

表 **7-86. R66 Register Field Descriptions**

7.6.68 R67 Register (Offset = 0x43) [reset = 0x0]

R67 is shown in $\boxed{8}$ 7-77 and described in $\frac{1}{\sqrt{6}}$ 7-87.

Return to 表 [7-18](#page-30-0).

图 **7-77. R67 Register**

表 **7-87. R67 Register Field Descriptions**

7.6.69 R68 Register (Offset = 0x44) [reset = 0x3E8]

R68 is shown in $\boxed{8}$ 7-78 and described in $\frac{1}{\sqrt{6}}$ 7-88.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-78. R68 Register**

表 **7-88. R68 Register Field Descriptions**

7.6.70 R69 Register (Offset = 0x45) [reset = 0x0]

R69 is shown in $\boxed{8}$ 7-79 and described in $\frac{1}{\mathcal{R}}$ [7-89.](#page-58-0)

Return to 表 [7-18](#page-30-0).

图 **7-79. R69 Register**

图 **7-79. R69 Register (continued)**

R/W-0x0

表 **7-89. R69 Register Field Descriptions**

7.6.71 R70 Register (Offset = 0x46) [reset = 0xC350]

R70 is shown in $\overline{8}$ 7-80 and described in $\overline{\mathcal{R}}$ 7-90.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-80. R70 Register**

表 **7-90. R70 Register Field Descriptions**

7.6.72 R71 Register (Offset = 0x47) [reset = 0x80]

R71 is shown in $\overline{\otimes}$ 7-81 and described in $\overline{\otimes}$ 7-91.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-81. R71 Register**

表 **7-91. R71 Register Field Descriptions (continued)**

7.6.73 R72 Register (Offset = 0x48) [reset = 0x1]

R72 is shown in $\overline{\otimes}$ 7-82 and described in $\overline{\ddot{\mathcal{R}}}$ 7-92.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-92. R72 Register Field Descriptions**

7.6.74 R73 Register (Offset = 0x49) [reset = 0x3F]

R73 is shown in $\boxed{8}$ 7-83 and described in $\frac{1}{\sqrt{6}}$ 7-93.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-93. R73 Register Field Descriptions**

7.6.75 R74 Register (Offset = 0x4A) [reset = 0x0]

R74 is shown in $\overline{8}$ [7-84](#page-60-0) and described in $\overline{\mathcal{R}}$ [7-94.](#page-60-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-84. R74 Register**

表 **7-94. R74 Register Field Descriptions**

7.6.76 R75 Register (Offset = 0x4B) [reset = 0x800]

R75 is shown in $\overline{\otimes}$ 7-85 and described in $\overline{\ddot{\mathcal{R}}}$ 7-95.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-85. R75 Register**

表 **7-95. R75 Register Field Descriptions**

7.6.77 R76 Register (Offset = 0x4C) [reset = 0xC]

R76 is shown in $\overline{\otimes}$ 7-86 and described in $\overline{\ddot{\mathcal{R}}}$ [7-96.](#page-61-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-86. R76 Register** 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESERVED

图 **7-86. R76 Register (continued)**

表 **7-96. R76 Register Field Descriptions**

7.6.78 R77 Register (Offset = 0x4D) [reset = 0x0]

R77 is shown in $\boxed{8}$ 7-87 and described in $\frac{1}{\sqrt{6}}$ 7-97.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-87. R77 Register**

表 **7-97. R77 Register Field Descriptions**

7.6.79 R78 Register (Offset = 0x4E) [reset = 0x64]

R78 is shown in $\overline{8}$ 7-88 and described in $\overline{\&}$ 7-98.

Return to 表 [7-18](#page-30-0).

图 **7-88. R78 Register**

表 **7-98. R78 Register Field Descriptions**

7.6.80 R79 Register (Offset = 0x4F) [reset = 0x0]

R79 is shown in $\overline{\otimes}$ 7-89 and described in $\overline{\otimes}$ 7-99.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-89. R79 Register**

表 **7-99. R79 Register Field Descriptions**

7.6.81 R80 Register (Offset = 0x50) [reset = 0x0]

R80 is shown in \boxtimes [7-90](#page-62-0) and described in $\bar{\textless}$ [7-100](#page-62-0).

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-100. R80 Register Field Descriptions**

7.6.82 R81 Register (Offset = 0x51) [reset = 0x0]

R81 is shown in $\boxed{8}$ 7-91 and described in $\frac{1}{\sqrt{6}}$ 7-101.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

7.6.83 R82 Register (Offset = 0x52) [reset = 0x0]

R82 is shown in $\sqrt{8}$ 7-92 and described in $\frac{1}{\sqrt{6}}$ 7-102.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-92. R82 Register**

表 **7-102. R82 Register Field Descriptions**

7.6.84 R83 Register (Offset = 0x53) [reset = 0x0]

R83 is shown in $\boxed{8}$ 7-93 and described in $\frac{1}{\mathcal{R}}$ 7-103.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-93. R83 Register**

表 **7-103. R83 Register Field Descriptions**

7.6.85 R84 Register (Offset = 0x54) [reset = 0x0]

R84 is shown in \boxtimes [7-94](#page-63-0) and described in $\bar{\textless}$ [7-104](#page-63-0).

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-94. R84 Register**

表 **7-104. R84 Register Field Descriptions**

7.6.86 R85 Register (Offset = 0x55) [reset = 0x0]

R85 is shown in $\overline{\otimes}$ 7-95 and described in $\overline{\otimes}$ 7-105.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-95. R85 Register**

表 **7-105. R85 Register Field Descriptions**

7.6.87 R86 Register (Offset = 0x56) [reset = 0x0]

R86 is shown in $\overline{\otimes}$ 7-96 and described in $\overline{\otimes}$ 7-106.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-96. R86 Register**

表 **7-106. R86 Register Field Descriptions**

7.6.88 R87 Register (Offset = 0x57) [reset = 0x0]

R87 is shown in $\boxed{8}$ 7-97 and described in $\frac{1}{\sqrt{6}}$ 7-107.

Return to 表 [7-18](#page-30-0).

图 **7-97. R87 Register**

表 **7-107. R87 Register Field Descriptions**

7.6.89 R88 Register (Offset = 0x58) [reset = 0x0]

R88 is shown in $\boxed{8}$ 7-98 and described in $\frac{1}{\sqrt{6}}$ 7-108.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-108. R88 Register Field Descriptions**

7.6.90 R89 Register (Offset = 0x59) [reset = 0x0]

R89 is shown in $\overline{8}$ 7-99 and described in $\overline{\mathcal{R}}$ 7-109.

Return to 表 [7-18](#page-30-0).

图 **7-99. R89 Register**

表 **7-109. R89 Register Field Descriptions**

7.6.91 R90 Register (Offset = 0x5A) [reset = 0x0]

R90 is shown in \boxtimes 7-100 and described in $\ddot{\textless}$ 7-110.

Return to 表 [7-18](#page-30-0).

图 **7-100. R90 Register**

表 **7-110. R90 Register Field Descriptions**

7.6.92 R91 Register (Offset = 0x5B) [reset = 0x0]

R91 is shown in $\boxed{8}$ 7-101 and described in $\frac{1}{\sqrt{6}}$ [7-111](#page-65-0).

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-101. R91 Register**

表 **7-111. R91 Register Field Descriptions**

7.6.93 R92 Register (Offset = 0x5C) [reset = 0x0]

R92 is shown in $\overline{8}$ 7-102 and described in $\overline{\mathcal{R}}$ 7-112.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-102. R92 Register**

表 **7-112. R92 Register Field Descriptions**

7.6.94 R93 Register (Offset = 0x5D) [reset = 0x0]

R93 is shown in $\boxed{8}$ 7-103 and described in $\frac{1}{\mathcal{R}}$ 7-113.

Return to 表 [7-18](#page-30-0).

图 **7-103. R93 Register**

表 **7-113. R93 Register Field Descriptions**

7.6.95 R94 Register (Offset = 0x5E) [reset = 0x0]

R94 is shown in $\overline{\otimes}$ 7-104 and described in $\overline{\otimes}$ 7-114.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-104. R94 Register**

表 **7-114. R94 Register Field Descriptions**

7.6.96 R95 Register (Offset = 0x5F) [reset = 0x0]

R95 is shown in $\overline{\otimes}$ 7-105 and described in $\overline{\otimes}$ [7-115.](#page-66-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-105. R95 Register**

图 **7-105. R95 Register (continued)**

R/W-0x0

表 **7-115. R95 Register Field Descriptions**

7.6.97 R96 Register (Offset = 0x60) [reset = 0x0]

R96 is shown in \boxtimes 7-106 and described in $\ddot{\textless}$ 7-116.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-116. R96 Register Field Descriptions**

7.6.98 R97 Register (Offset = 0x61) [reset = 0x0]

R97 is shown in $\overline{\otimes}$ 7-107 and described in $\overline{\otimes}$ 7-117.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-107. R97 Register**

表 **7-117. R97 Register Field Descriptions**

7.6.99 R98 Register (Offset = 0x62) [reset = 0x0]

R98 is shown in $\boxed{8}$ 7-108 and described in $\frac{1}{\mathcal{R}}$ 7-118.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-108. R98 Register**

表 **7-118. R98 Register Field Descriptions**

7.6.100 R99 Register (Offset = 0x63) [reset = 0x0]

R99 is shown in \boxtimes [7-109](#page-67-0) and described in $\bar{\textless}$ [7-119.](#page-67-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-119. R99 Register Field Descriptions**

7.6.101 R100 Register (Offset = 0x64) [reset = 0x0]

R100 is shown in $\boxed{8}$ 7-110 and described in $\frac{1}{\mathcal{R}}$ 7-120.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-120. R100 Register Field Descriptions**

7.6.102 R101 Register (Offset = 0x65) [reset = 0x0]

R101 is shown in $\boxed{8}$ 7-111 and described in $\frac{1}{\mathcal{R}}$ 7-121.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-111. R101 Register**

表 **7-121. R101 Register Field Descriptions**

7.6.103 R102 Register (Offset = 0x66) [reset = 0x0]

R102 is shown in $\boxed{8}$ 7-112 and described in $\frac{1}{\mathcal{R}}$ 7-122.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-112. R102 Register**

表 **7-122. R102 Register Field Descriptions**

7.6.104 R103 Register (Offset = 0x67) [reset = 0x0]

R103 is shown in $\boxed{8}$ [7-113](#page-68-0) and described in $\frac{1}{\sqrt{6}}$ [7-123.](#page-68-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

7.6.105 R104 Register (Offset = 0x68) [reset = 0x0]

R104 is shown in $\boxed{8}$ 7-114 and described in $\frac{1}{\mathcal{R}}$ 7-124.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-114. R104 Register**

表 **7-124. R104 Register Field Descriptions**

7.6.106 R105 Register (Offset = 0x69) [reset = 0x440]

R105 is shown in $\boxed{8}$ 7-115 and described in $\frac{1}{\mathcal{R}}$ 7-125.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-115. R105 Register**

表 **7-125. R105 Register Field Descriptions**

7.6.107 R106 Register (Offset = 0x6A) [reset = 0x7]

R106 is shown in $\boxed{8}$ 7-116 and described in $\frac{1}{\mathcal{R}}$ 7-126.

Return to 表 [7-18](#page-30-0).

图 **7-116. R106 Register**

表 **7-126. R106 Register Field Descriptions**

7.6.108 R107 Register (Offset = 0x6B) [reset = 0x0]

R107 is shown in $\boxed{8}$ 7-117 and described in $\frac{1}{\mathcal{R}}$ 7-127.

Return to 表 [7-18](#page-30-0).

图 **7-117. R107 Register**

表 **7-127. R107 Register Field Descriptions**

7.6.109 R108 Register (Offset = 0x6C) [reset = 0x0]

R108 is shown in $\boxed{8}$ 7-118 and described in $\frac{1}{\mathcal{R}}$ 7-128.

Return to 表 [7-18](#page-30-0).

图 **7-118. R108 Register**

表 **7-128. R108 Register Field Descriptions**

7.6.110 R109 Register (Offset = 0x6D) [reset = 0x0]

R109 is shown in $\boxed{8}$ 7-119 and described in $\frac{1}{\mathcal{R}}$ 7-129.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-119. R109 Register**

表 **7-129. R109 Register Field Descriptions**

7.6.111 R110 Register (Offset = 0x6E) [reset = 0x0]

R110 is shown in $\boxed{8}$ 7-120 and described in $\frac{1}{\mathcal{R}}$ [7-130.](#page-70-0)

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-120. R110 Register**

图 **7-120. R110 Register (continued)**

表 **7-130. R110 Register Field Descriptions**

7.6.112 R111 Register (Offset = 0x6F) [reset = 0x0]

R111 is shown in $\overline{\otimes}$ 7-121 and described in $\overline{\otimes}$ 7-131.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

表 **7-131. R111 Register Field Descriptions**

7.6.113 R112 Register (Offset = 0x70) [reset = 0x0]

R112 is shown in $\boxed{8}$ 7-122 and described in $\frac{1}{\mathcal{R}}$ 7-132.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-122. R112 Register**

表 **7-132. R112 Register Field Descriptions (continued)**

7.6.114 R113 Register (Offset = 0x71) [reset = 0x0]

R113 is shown in $\boxed{8}$ 7-123 and described in $\frac{1}{\sqrt{6}}$ 7-133.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-123. R113 Register**

表 **7-133. R113 Register Field Descriptions**

7.6.115 R114 Register (Offset = 0x72) [reset = 0x0]

R114 is shown in $\overline{\otimes}$ 7-124 and described in $\overline{\ddot{\mathcal{R}}}$ 7-134.

Return to $\bar{\mathcal{R}}$ [7-18](#page-30-0).

图 **7-124. R114 Register**

表 **7-134. R114 Register Field Descriptions**

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

8.1.1 OSCIN Configuration

OSCIN supports single or differential-ended clock. There must be a AC-coupling capacitor in series before the device pin. The OSCIN inputs are high-impedance CMOS with internal bias voltage. TI recommends putting termination shunt resistors to terminate the differential traces (if there are 50- Ω characteristic traces, place 50- Ω resistors). The OSCIN_P and OSCIN_N side must be matched in layout. A series AC-coupling capacitors must immediately follow OSCIN pins in the board layout, then the shunt termination resistors to ground must be placed after.

Input clock definitions are shown in $\boxed{8}$ 8-1.

图 **8-1. Input Clock Definitions**

8.1.2 OSCIN Slew Rate

The slew rate of the OSCIN signal can have an impact on the spurs and phase noise of the LMX2694-EP if it is too low. In general, the best performance is for a high slew rate, but lower amplitude signal, such as LVDS.

8.1.3 RF Output Buffer Power Control

The OUTA PWR and OUTB PWR registers control the amount of drive current for the output. This current creates a voltage across the pullup component and load. TI generally recommends to keep the OUTx_PWR setting at 31 or less, as higher settings consume more current consumption and can also lead to higher output power. Optimal noise floor is typically obtained by setting OUTx_PWR in the range of 15 to 25.

8.1.4 RF Output Buffer Pullup

The choice of output buffer components is very important and can have a profound impact on the output power. The pullup component can be a resistor or inductor or combination thereof. The signal swing is created by a current flowing this pullup, so a higher impedance implies a higher signal swing. However, as this pullup component can be treated as if it is in parallel with the load impedance, there are diminishing returns as the impedance gets much larger than the load impedance. The output impedance of the device varies as a function of frequency and is a complex number, but typically has a magnitude on the order of 100 Ω , but this decreases with frequency.

The output can be used differentially or single-ended. If using single-ended, the pullup is still needed, and user needs to terminate the unused complimentary side such that the impedance as seen from the pin looking out is similar to the pin that is being used. Following are some typical components that might be useful.

8.1.4.1 Resistor Pullup

One strategy for the choice of the pullup component is to use a resistor (R). This is typically chosen to be 50- Ω and under the assumption that the part output impedance is high, then the output impedance will theoretically be 50 Ω, regardless of output frequency. As the output impedance of the device is not infinite, the output impedance when the pullup resistor is used will be less than 50 Ω , but will be reasonably close. There will be some drop across the resistor, but this does not seem to have a large impact on signal swing for a 50- Ω resistor provided that OUTx $PWR \le 31$.

图 **8-2. Resistor Pullup**

8.1.4.2 Inductor Pullup

Another strategy is to choose an inductor pullup (L). This allows a higher impedance without any concern of creating any DC drop across the component. Ideally, the inductor should be chosen large enough so that the impedance is high relative to the load impedance and also be operating away from its self-resonant frequency. For instance, consider a 3.3-nH pullup inductor with a self-resonant frequency of 7 GHz driving a 25- Ω spectrum analyzer input. This inductor theoretically has $50-\Omega$ input impedance around 2.4 GHz. At this frequency, this in parallel with load is about j35-Ω, which is a 3-dB power reduction. At 1.4 GHz, this inductor has impedance of about 29 Ω. This in parallel with the 50- Ω load has a magnitude of 25 Ω , which is the same result seen with the 50-Ω pullup. The main issue with the inductor pullup is that the impedance does not look nicely matched to the load.

图 **8-3. Inductor Pullup**

As the output impedance is not so nicely matched, but there is higher output power, it makes sense to use a resistive pad to get the best impedance control. A 6-dB pad (R1 = 18 Ω , R2 = 68 Ω) is likely more attenuation than necessary. A 3-dB or even 1-dB pad might suffice. Two AC-coupling capacitors are required before the pad. In \boxtimes [8-4](#page-74-0), one of them is placed by the resistor to ground to minimize the number of components in the high frequency path for lower loss.

图 **8-4. Inductor Pullup With Pad**

For the resistive pad, $\bar{\mathcal{R}}$ 8-2 shows some common values:

8.1.4.3 Combination Pullup

The resistor gives a good low frequency response, while the inductor gives a good high frequency response with worse matching. It is desirable to have the impedance of the pullup to be high, but if a resistor is used, then there could be too much DC drop. If an inductor is used, it is hard to find one good at low frequencies and around its self-resonant frequency. One approach to address this is to use a series resistor and inductor followed by resistive pad.

图 **8-5. Inductor and Resistor Pullup**

8.1.5 RF Output Treatment for the Complimentary Side

Regardless of whether both sides of the differential outputs are used, both sides should see a similar load.

8.1.5.1 Single-Ended Termination of Unused Output

The unused output should see a roughly the same impedance as looking out of the pin to minimize harmonics and get the best output power. As placement of the pull-up components is critical for the best output power, the routing does not need to be perfectly symmetrical. It makes sense to give highest priority routing to the used output (RFOUTA_P in this case).

图 **8-6. Termination of Unused Output - Single-Ended**

8.1.5.2 Differential Termination

For differential termination this can be done by doing the same termination to both sides, or it is also possible to connect the grounds together. This approach can also be accompanied by a differential to single-ended balun for the highest possible output power.

图 **8-7. Termination of Unused Output - Differential**

8.1.6 External Loop Filter

The LMX2694-EP requires an external loop filter that is application-specific and can be configured by PLLatinum Sim. For the LMX2694-EP, it matters what impedance is seen from the VTUNE pin looking outwards. This impedance is dominated by the component C3 for a third order filter or C1 for a second order filter. If there is at least 1.5 nF for the capacitance that is shunt with this pin, the VCO phase noise will be close to the best it can be. If there is less, the VCO phase noise in the 100-kHz to 1-MHz region will degrade. This capacitor should be placed close to the VTUNE pin.

图 **8-8. External Loop Filter**

8.2 Typical Application

8.2.1 Design Requirements

The design of the loop filter is complex and is typically done with software. The [PLLatinum Sim](http://www.ti.com/tool/pllatinumsim-sw) software is an excellent resource for doing this and the design is shown in $\boxed{8}$ 8-10.

图 **8-10. PLLatinum Sim Tool**

8.2.2 Detailed Design Procedure

The integration of phase noise over a certain bandwidth (jitter) is an performance specification that translates to signal-to-noise ratio. Phase noise inside the loop bandwidth is dominated by the PLL, while the phase noise outside the loop bandwidth is dominated by the VCO. Generally, jitter is lowest if loop bandwidth is designed to the point where the two intersect. A higher phase margin loop filter design has less peaking at the loop bandwidth and thus lower jitter. The tradeoff with this is that longer lock times and spurs must be considered in design as well.

8.2.3 Application Curve

Using the settings described, the performance measured using a clean 100-MHz input reference is shown. Note the loop bandwidth is about 350 kHz, as simulations predict.

图 **8-11. Results for Loop Filter Design**

9 Power Supply Recommendations

TI recommends placement of bypass capacitors close to the pins. Consult the EVM instructions for layout examples. If fractional spurs are a large concern, using a ferrite bead to each of these power supply pins can reduce spurs to a small degree. This device has integrated LDOs, which improves the resistance to power supply noise. However, the pullup components on the RFOUTA and RFOUTB pins on the outputs have a direct connection to the power supply, so take extra care to ensure that the voltage is clean for these pins.

10 Layout

10.1 Layout Guidelines

In general, the layout guidelines are similar to most other PLL devices. Here are some specific guidelines.

- GND pins may be routed on the package back to the DAP.
- The OSCIN pins, these are internally biased and must be AC coupled.
- If not used, the SYSREFREQ may be grounded to the DAP.
- For optimal VCO phase noise in the 200 kHz to 1 MHz range, it is ideal that the capacitor closest to the VTUNE pin be at least 3.3 nF. As requiring this larger capacitor may restrict the loop bandwidth, this value can be reduced (to say 1.5 nF) at the expense of VCO phase noise.
- For the outputs, keep the pullup component as close as possible to the pin and use the same component on each side of the differential pair.
- If a single-ended output is needed, the other side must have the same loading and pullup. However, the routing for the used side can be optimized by routing the complementary side through a via to the other side of the board. On this side, use the same pullup and make the load look equivalent to the side that is used.
- Ensure DAP on device is well-grounded with many vias, preferably copper filled.
- Have a thermal pad that is as large as the LMX2694-EP exposed pad. Add vias to the thermal pad to maximize thermal performance.
- Use a low loss dielectric material, such as Rogers 4350B, for optimal output power.

10.2 Layout Example

In addition to the layout guidelines already given, here are some additional comments for this specific layout example.

- The most critical part of the layout that the placement of the pull-up components (R19, R20, R21, and R22) is close to the pin for optimal output power.
- For this layout, all of the loop filter (C1LF, C2LF, C3LF, C4LF, R2LF, R3LF, and R4LF) are on the back side of the board. C4LF is located right underneath to the VTUNE pin. In the event that this C4LF capacitor would be open, it is recommended to move one of loop capacitors in this spot. For instance, if a 3^{rd} order loop filter was used, technically C3LF would be non-zero and C4LF would be open. However, for this layout example that is designed for a 4th order loop filter, it would be optimal to make R3LF = 0 Ω , C3LF = open, and C4LF to be whatever C3LF would have been.

图 **10-1. Layout Example**

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

Texas Instruments has several software tools to aid in the development at www.ti.com. Among these tools are:

- [PLLatinum Sim](https://www.ti.com/lit/pdf/http://www.ti.com/tool/pllatinumsim-sw) program for designing loop filters, simulating phase noise and spurs.
- [TICS Pro](http://www.ti.com/tool/ticspro-sw) software to understand how to program the device and for programming the EVM board.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

• [AN-1879 Fractional N Frequency Synthesis](https://www.ti.com/lit/pdf/http://www.ti.com/lit/an/snaa062a/snaa062a.pdf) (SNAA062)

11.3 接收文档更新通知

要接收文档更新通知,请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 支持资源

TI E2E™ [支持论坛](https://e2e.ti.com)是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI [的《使用条款》](https://www.ti.com/corp/docs/legal/termsofuse.shtml)。

11.5 Trademarks

PLLatinum™ is a trademark of Texas Instruments. TI E2E™ is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

11.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 术语表

TI [术语表](https://www.ti.com/lit/pdf/SLYZ022) 本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

RTC0048G VQFNP - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
2. This drawing is subject to change without notice.
2. The gackage thermal pad must be solder

EXAMPLE BOARD LAYOUT

RTC0048G VQFNP - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
__ number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, r

on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RTC0048G VQFNP - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMX2694-EP :

_● Catalog : <mark>[LMX2694-SEP](http://focus.ti.com/docs/prod/folders/print/lmx2694-sep.html)</mark>

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

TEXAS

ISTRUMENTS

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 17-May-2023

*All dimensions are nominal

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI [的销售条款或](https://www.ti.com.cn/zh-cn/legal/terms-conditions/terms-of-sale.html) [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司