



Buy





Texas INSTRUMENTS

LPV321-N, LPV324-N, LPV358-N

SNOS413E - AUGUST 2000 - REVISED NOVEMBER 2016

# LPV321-N Single, LPV358-N Dual, and LPV324-N Quad General-Purpose, Low Voltage, Low Power, Rail-to-Rail Output Operational Amplifiers

#### Features 1

- Specified 2.7-V and 5-V Performance
- No Crossover Distortion
- Space-Saving Package
  - 5-Pin SC70 2 × 2.1 × 1 mm
- Industrial Temperature Range: -40°C to 85°C
- Gain-Bandwidth Product: 152 kHz
- Low Supply Current
  - LPV321-N: 9 µA
  - LPV358-N: 15 μA
  - LPV324-Ν: 28 μΑ
- Rail-to-Rail Output Swing at 100 k $\Omega$  Load:
  - V<sup>+</sup> 3.5 mV
  - V<sup>−</sup> + 90 mV
- $V_{CM}$ , -0.2 V to V<sup>+</sup>- 0.8 V

#### Applications 2

- Active Filters
- General-Purpose Low Voltage Applications
- **General-Purpose Portable Devices**

### 3 Description

Tools &

Software

The LPV3xx-N are low power (9-µA per channel at 5 V) versions of the LMV3xx op amps. This is another addition to the LMV family of commodity op amps.

The LPV3xx-N are the most cost effective solutions for the applications where low voltage, low power operation, space saving and low price are needed. The LPV3xx-N have rail-to-rail output swing capability and the input common-mode voltage range includes ground. They all exhibit excellent speed-power ratio, achieving 152 kHz of bandwidth with a supply current of only 9 µA.

The LPV321-N is available in space saving 5-Pin SC70, which is approximately half the size of 5-Pin SOT-23. The small package saves space on PC boards, and enables the design of small portable electronic devices. It also allows the designer to place the device closer to the signal source to reduce noise pickup and increase signal integrity.

The chips are built with Texas Instruments's advanced submicron silicon-gate BiCMOS process. The LPV3xx-N have bipolar input and output stages for improved noise performance and higher output current drive.

Device information <sup>(*)</sup>							
PACKAGE	BODY SIZE (NOM)						
SC70 (5)	2.00 mm × 1.25 mm						
SOT-23 (5)	2.90 mm × 1.60 mm						
SOIC (8)	4.90 mm × 3.91 mm						
VSSOP (8)	3.00 mm × 3.00 mm						
SOIC (14)	8.65 mm × 3.91 mm						
TSSOP (14)	5.00 mm × 4.40 mm						
	PACKAGE       SC70 (5)       SOT-23 (5)       SOIC (8)       VSSOP (8)       SOIC (14)						


#### Dovice Information<sup>(1)</sup>

(1) For all available packages, see the orderable addendum at the end of the data sheet.

**Rail-to-Rail Output Swing** 

#### Output Voltage from Supply Voltage (mV) 160 140 = 10 k 0120 100 R = 100 kΩ 80 Negative Swing 60 Positive Swing 40 = 10 kົΩ RL 20 = 100 kΩ 0 3.0 2.5 3.5 4.0 4.5 5.0 5.5 Supply Voltage (V)

#### **Micropower Supply Current**





2

### **Table of Contents**

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4		ision History 2
5		Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	DC Electrical Characteristics – 2.7 V 5
	6.6	AC Electrical Characteristics – 2.7 V 5
	6.7	DC Electrical Characteristics – 5 V 5
	6.8	AC Electrical Characteristics – 5 V 6
	6.9	Typical Characteristics 7
7	Deta	ailed Description 13
	7.1	Overview
	7.2	Functional Block Diagram 13
	7.3	Feature Description 13

	7.4	Device Functional Modes	14
8	Арр	lication and Implementation	16
	8.1	Application Information	
	8.2	Typical Applications	16
9	Pow	er Supply Recommendations	19
10	Lay	out	20
	10.1		
	10.2	Layout Example	
11	Dev	ice and Documentation Support	21
	11.1		
	11.2	Documentation Support	21
	11.3	Related Links	21
	11.4	Receiving Notification of Documentation Updates	21
	11.5	Community Resources	21
	11.6	Trademarks	21
	11.7	Electrostatic Discharge Caution	22
	11.8	Glossary	22
12		hanical, Packaging, and Orderable	22

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision D (March 2013) to Revision E

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Deleted Soldering temperature (235°C maximum)	
•	Changed Thermal Resistance, R <sub>6.1A</sub> , values From: 478 To: 296.7 (SC70), From: 265 To: 206.6 (SOT-23), From: 190	

### Changes from Revision C (March 2013) to Revision D

•	Changed layout of National Semiconductor Data Sheet to TI format	1
---	------------------------------------------------------------------	---

#### www.ti.com

Page

Page



–IN B 6

OUT B

7

OUT D

–IN D

+IN D

+IN C

–IN C

OUT C

14

13

12

11 V–


10

9

8

#### www.ti.com

### 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN				
NAME	SC70 or SOT-23	SOIC or VSSOP	SOIC or TSSOP	TYPE <sup>(1)</sup>	DESCRIPTION
+IN	1	—	—	I	Noninverting input
IN A+	—	3	3	I	Noninverting input, channel A
IN B+	—	5	5	I	Noninverting input, channel B
IN C+	—	—	10	I	Noninverting input, channel C
IN D+	—	—	12	I	Noninverting input, channel D
-IN	3	—	—	I	Inverting input
IN A-	—	2	2	I	Inverting input, channel A
IN B-	—	6	6	I	Inverting input, channel B
IN C-	—	—	9	I	Inverting input, channel C
IN D-	_	—	13	I	Inverting input, channel D
OUTPUT	4	—	—	0	Output
OUT A	—	1	1	0	Output, channel A
OUT B	—	7	7	0	Output, channel B
OUT C	—	—	8	0	Output, channel C
OUT D	_	_	14	0	Output, channel D
V+	5	8	4	Р	Positive (highest) power supply
V–	2	4	11	Р	Negative (lowest) power supply

(1) I = Input, O = Output, P = Power

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Differential input voltage	±Supply	voltage	
Supply voltage (V <sup>+</sup> - V <sup>-</sup> )		5.5	V
Output short circuit to V *	See	e <sup>(2)</sup>	
Output short circuit to V <sup>-</sup>	See	e <sup>(3)</sup>	
Junction temperature, T <sub>J(MAX)</sub> <sup>(4)</sup>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Shorting output to  $V^+$  will adversely affect reliability. Shorting output to  $V^-$  will adversely affect reliability.

(3)

(4) The maximum power dissipation is a function of  $T_{J(MAX)}$  and  $R_{\theta,JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

#### 6.2 ESD Ratings

			VALUE	UNIT			
LPV321-	LPV321-N in DBV and DCK Packages						
Hur		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1500	V			
V <sub>(ESD)</sub>	Electrostatic discharge	Machine model	±100	v			
LPV358-	LPV358-N in D and DGK Packages						
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1500	V			
V <sub>(ESD)</sub>	Electrostatic discharge	Machine model	±100	v			
LPV324-	LPV324-N in D and PW Packages						
V <sub>(ESD)</sub> Electrostatic discharge		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V			
V <sub>(ESD)</sub>	Lieurosiano discriarge	Machine model	±100	v			

Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of (1) JEDEC)Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage	2.7	5	V
Operating temperature	-40	85	°C

#### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LPV3	21-N	LPV	358-N	LPV	324-N	
		DBV (SOT-23)	DCK (SC70)	DGK (VSSOP)	D (SOIC)	D (SOIC)	PW (TSSOP)	UNIT
		5 PINS	5 PINS	8 PINS	8 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	206.6	296.7	187.5	130.1	103.9	132.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	167.2	128.1	77.7	74.3	61.6	59.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	65.5	74.3	108	70.7	58.4	75.1	°C/W
ΨJT	Junction-to-top characterization parameter	50.2	6.5	15.2	23.1	21.2	10.8	°C/W
ΨJB	Junction-to-board characterization parameter	65.1	73.6	106.5	70.2	58.1	74.58	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	_	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 DC Electrical Characteristics – 2.7 V

 $T_J = 25^{\circ}C$ , V<sup>+</sup> = 2.7 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = 1 V, V<sub>O</sub> = V<sup>+</sup>/2, and R <sub>L</sub> > 1 M $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT	
V <sub>OS</sub>	Input offset voltage			1.2	7	mV	
TCV <sub>OS</sub>	Input offset voltage average drift			2		µV/°C	
I <sub>B</sub>	Input bias current			1.7	50	nA	
I <sub>OS</sub>	Input offset current			0.6	40	nA	
CMRR	Common mode rejection ratio	$0 \text{ V} \leq \text{V}_{\text{CM}} \leq 1.7 \text{ V}$	50	70		dB	
PSRR	Power supply rejection ratio	$2.7 \text{ V} \le \text{V}^+ \le 5 \text{ V}, \text{ V}_0 = 1 \text{ V}, \text{ V}_{CM} = 1 \text{ V}$	50	65		dB	
¥			0	-0.2			
V <sub>CM</sub>	Input common-mode voltage	For CMRR ≥ 50 dB		1.9	1.7	V	
.,			V <sup>+</sup> - 100	V <sup>+</sup> - 3			
Vo	Output swing	$R_L = 100 \text{ k}\Omega \text{ to } 1.35 \text{ V}$		80	180	mV	
		LPV321-N		4	8		
ls	Supply current	LPV358-N, both amplifiers		8	16	μA	
		LPV324-N, all four amplifiers		16	24		

(1) All limits are specified by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

#### 6.6 AC Electrical Characteristics – 2.7 V

 $T_J = 25^{\circ}C$ , V<sup>+</sup> = 2.7 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = 1 V, V<sub>O</sub> = V<sup>+</sup>/2, and R <sub>L</sub> > 1 M $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
GBWP	Gain-bandwidth product	C <sub>L</sub> = 22 pF		112		kHz
$\Phi_{m}$	Phase margin			97		o
G <sub>m</sub>	Gain margin			35		dB
e <sub>n</sub>	Input-referred voltage noise	f = 1 kHz		178		nV/√ <del>Hz</del>
i <sub>n</sub>	Input-referred current noise	f = 1 kHz		0.5		pA/√Hz

(1) All limits are specified by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

### 6.7 DC Electrical Characteristics – 5 V

 $T_J = 25^{\circ}C$ ,  $V^+ = 5 V$ ,  $V^- = 0 V$ ,  $V_{CM} = 2 V$ ,  $V_O = V^+/2$ , and  $R_L > 1 M\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
V	Input offect veltage	$T_J = 25^{\circ}C$		1.5	7	mV
V <sub>OS</sub> Input offset voltage	$T_J = -40^{\circ}C$ to $85^{\circ}C$			10	mv	
TCV <sub>OS</sub>	Input offset voltage average drift			2		µV/°C
	Input bias current	$T_J = 25^{\circ}C$		2	50	nA
В	input bias current	$T_J = -40^{\circ}C$ to $85^{\circ}C$			60	ΠA
	Innut officiat ourrant	$T_J = 25^{\circ}C$		0.6	40	~^
I <sub>OS</sub>	Input offset current	$T_J = -40^{\circ}C$ to $85^{\circ}C$			50	nA
CMRR	Common mode rejection ratio	$0 V \le V_{CM} \le 4 V$	50	71		dB
PSRR	Power supply rejection ratio	$2.7 \text{ V} \leq \text{V}^+ \leq 5 \text{ V}, \text{ V}_{O} = 1 \text{ V}, \text{ V}_{CM} = 1 \text{ V}$	50	65		dB

(1) All limits are specified by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

Copyright © 2000–2016, Texas Instruments Incorporated

**STRUMENTS** 

EXAS

### DC Electrical Characteristics – 5 V (continued)

$T_1 = 25^{\circ}C, V^+ = 5 V, V^-$	$= 0 V, V_{CM} = 2 V, V_{O} = 1$	$V^{+}/2$ , and $R_{\perp} > 1$	M $\Omega$ (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
V <sub>CM</sub>	Input common-mode voltage	For CMRR ≥ 50 dB	0	-0.2		V	
OM					4.2	4	
٨	Large signal voltage gain <sup>(3)</sup>	R <sub>I</sub> = 100 kΩ	$T_J = 25^{\circ}C$	15	100		V/mV
A <sub>V</sub>	Large signal voltage gainer	$R_{L} = 100 \text{ ksz}$	$T_J = -40^{\circ}C$ to $85^{\circ}C$	10			V/IIIV
		Sourcing	$T_J = 25^{\circ}C$	V <sup>+</sup> -100	V <sup>+</sup> -3.5		
V	V <sub>O</sub> Output swing	$R_L = 100 \text{ k}\Omega \text{ to } 2.5 \text{ V}$	$T_J = -40^{\circ}C \text{ to } 85^{\circ}C$	V <sup>+</sup> -200			
vo		Sinking	$T_J = 25^{\circ}C$		90	180	mV
		$R_L = 100 \text{ k}\Omega \text{ to } 2.5 \text{ V}$			220		
	Output short circuit current sourcing	LPV3xx-N, $V_0 = 0 V$		2	16		
lo	Output short circuit current	LPV321-N, V <sub>O</sub> = 5 V	20	60		mA	
	sinking	LPV324-N and LPV358-N	11	16			
	,	L DV/224 N	$T_J = 25^{\circ}C$		9	12	
		LPV321-N	$T_J = -40^{\circ}C$ to $85^{\circ}C$			15	
	0	LPV358-N,	$T_J = 25^{\circ}C$		15	20	
ls	S Supply current	Both amplifiers	$T_J = -40^{\circ}C$ to $85^{\circ}C$			24	μA
		LPV324-N,	$T_J = 25^{\circ}C$		28	42	
		All four amplifiers	$T_J = -40^{\circ}C$ to $85^{\circ}C$			46	

(3) R<sub>L</sub> is connected to V <sup>-</sup>. The output voltage is 0.5 V  $\leq$  V<sub>O</sub>  $\leq$  4.5 V.

#### 6.8 AC Electrical Characteristics – 5 V

$T_{J} = 25^{\circ}C, V^{+} = 5 V, V^{-} = 0 V, V_{CM} = 2 V, V_{O} = V^{+}/2, and R_{L} > 1N$	$\Omega$ (unless otherwise noted)
------------------------------------------------------------------------------------------------	-----------------------------------

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
SR	Slew rate <sup>(3)</sup>			0.1		V/µs
GBWP	Gain-bandwidth product	C <sub>L</sub> = 22 pF		152		kHz
$\Phi_{m}$	Phase margin			87		0
G <sub>m</sub>	Gain margin			19		dB
en	Input-referred voltage noise	f = 1 kHz		146		nV/√Hz
i <sub>n</sub>	Input-referred current noise	f = 1 kHz		0.3		pA/√ <del>Hz</del>

(1) All limits are specified by testing or statistical analysis.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.


(3) Connected as voltage follower with 3V step input. Number specified is the slower of the positive and negative slew rates.

6



#### 6.9 Typical Characteristics

 $V_{\text{S}}$  = 5 V, single supply, and  $T_{\text{A}}$  = 25°C (unless otherwise noted)




## LPV321-N, LPV324-N, LPV358-N

SNOS413E - AUGUST 2000 - REVISED NOVEMBER 2016

www.ti.com

### **Typical Characteristics (continued)**


 $V_S = 5$  V, single supply, and  $T_A = 25^{\circ}C$  (unless otherwise noted)



8



#### **Typical Characteristics (continued)**



### LPV321-N, LPV324-N, LPV358-N


SNOS413E - AUGUST 2000 - REVISED NOVEMBER 2016

www.ti.com

**NSTRUMENTS** 


ÈXAS

### **Typical Characteristics (continued)**





#### **Typical Characteristics (continued)**




#### LPV321-N, LPV324-N, LPV358-N

SNOS413E - AUGUST 2000 - REVISED NOVEMBER 2016

#### TEXAS INSTRUMENTS

www.ti.com

### **Typical Characteristics (continued)**






#### 7 Detailed Description

#### 7.1 Overview

The LPV321-N, LPV358-N, and LPV324-N devices are micropower (10- $\mu$ A) versions of the popular LMV3xx-N. The LPV321-N is the single-channel version. The LPV358-N is the dual, and the LPV324-N is the quad. The LPV32x-N are the most cost effective solution for applications where low power and low voltage operation, space efficiency, and low-price are important. The LPV3x-N have rail-to-rail output swing capability and the input common-mode voltage range includes ground. They all exhibit excellent speed to power ratio, achieving 152 kHz of bandwidth and 0.1-V/ $\mu$ s slew rate with 10 mA of supply current.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Size

The small footprints of the LPV3xx-N packages save space on printed circuit boards, and enable the design of smaller electronic products (such as cellular phones, pagers, or other portable systems). The low profile of the LPV3xx-N make them possible to use in PCMCIA type III cards.

#### 7.3.2 Signal Integrity

Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the LPV3xx-N can be placed closer to the signal source, reducing noise pickup and increasing signal integrity.

#### 7.3.3 Simplified Board Layout

These products help avoid using long printed-circuit traces in the PCB. This means no additional components, such as capacitors and resistors, are needed to filter out unwanted signals due to the interference between the long printed-circuit traces.

#### 7.3.4 Low Supply Current

These devices help maximize battery life. They are ideal for battery powered systems.

#### 7.3.5 Low Supply Voltage

TI provides ensured performance at 2.7 V and 5 V. These specifications ensure operation throughout the battery lifetime.

#### 7.3.6 Rail-to-Rail Output

Rail-to-rail output swing provides maximum possible dynamic range at the output. This is particularly important when operating on low-supply voltages.

Copyright © 2000–2016, Texas Instruments Incorporated



#### Feature Description (continued)

#### 7.3.7 Input Includes Ground

Allows direct sensing near GND in single supply operation.

The differential input voltage may be larger than V<sup>+</sup> without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 V (at 25°C). An input clamp diode with a resistor to the IC input terminal can be used.

#### 7.4 Device Functional Modes

The LPV3xx-N can be operated as a single-supply or a dual-supply operational amplifier depending on the application.

#### 7.4.1 Capacitive Load Tolerance

The LPV3xx-N can directly drive 200 pF in unity-gain without oscillation. The unity-gain follower is the most sensitive configuration to capacitive loading. Direct capacitive loading reduces the phase margin of amplifiers. The combination of the amplifier's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation. To drive a heavier capacitive load, circuit in Figure 37 can be used.




Figure 37. Indirectly Driving A Capacitive Load Using Resistive Isolation

In Figure 37, the isolation resistor (R<sub>ISO</sub>) and the load capacitor (C<sub>L</sub>) form a pole to increase stability by adding more phase margin to the overall system. The desired performance depends on the value of R<sub>ISO</sub>. The bigger the R<sub>ISO</sub> resistor value, the more stable V<sub>OUT</sub> is. Figure 38 is an output waveform of Figure 37 using 100 k $\Omega$  for R<sub>ISO</sub> and 1000 pF for C<sub>I</sub>.




Figure 38. Pulse Response of the LPV324 Circuit in Figure 37



#### **Device Functional Modes (continued)**

The circuit in Figure 39 is an improvement to the one in Figure 37 because it provides DC accuracy as well as AC stability. If there were a load resistor in Figure 37, the output would be voltage divided by  $R_{ISO}$  and the load resistor. Instead, in Figure 39,  $R_F$  provides the DC accuracy by using feed-forward techniques to connect  $V_{IN}$  to  $R_L$ . Caution is needed in choosing the value of  $R_F$  due to the input bias current of the LPV3xx-N.  $C_F$  and  $R_{ISO}$  serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop. Increased capacitive drive is possible by increasing the value of  $C_F$ . This in turn slows down the pulse response.




Figure 39. Indirectly Driving A Capacitive Load With DC Accuracy

#### 7.4.2 Input Bias Current Cancellation

The LPV3xx-N family has a bipolar input stage. The typical input bias current of LPV3xx-N is 1.5 nA with 5-V supply. Thus a 100-k $\Omega$  input resistor causes 0.15 mV of error voltage. By balancing the resistor values at both inverting and noninverting inputs, the error caused by the amplifier's input bias current is reduced. The circuit in Figure 40 shows how to cancel the error caused by input bias current.




Figure 40. Cancelling the Error Caused by Input Bias Current



#### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The LPV3xx-N family of amplifiers is specified for operation from 2.7 V to 5 V ( $\pm$ 1.35 V to  $\pm$ 2.5 V). Many of the specifications apply from –40°C to 125°C. They provide ground-sensing inputs as well as rail-to-rail output swing. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

#### 8.2 Typical Applications

#### 8.2.1 Simple Low-Pass Active Filter

A simple low-pass filter is shown in Figure 41.




Figure 41. Simple Low-Pass Active Filter Schematic

#### 8.2.1.1 Design Requirements

The low-pass filter is shown in Figure 41 passes low frequencies and attenuate frequencies above corner frequency (fc) at a roll-off rate of 20 dB/Decade.

#### 8.2.1.2 Detailed Design Procedure

The low-frequency gain ( $\omega \rightarrow o$ ) is defined by  $-R_3/R_1$ . This allows low-frequency gains other than unity to be obtained. The filter has a -20 dB/decade roll-off after its corner frequency fc.  $R_2$  must be chosen equal to the parallel combination of  $R_1$  and  $R_3$  to minimize errors due to bais current. The frequency response of the filter is shown in Figure 42.

$$A_{L} = -\frac{R_{3}}{R_{1}}$$
$$f_{c} = \frac{1}{2\pi R_{3}C_{1}}$$
$$R_{2} = R_{1} II R_{3}$$

(1)



#### **Typical Applications (continued)**

Note that the single op amp active filters are used in to the applications that require low quality factor,  $Q (\le 10)$ , low frequency ( $\le 5 \text{ kHz}$ ), and low gain ( $\le 10$ ), or a small value for the product of gain times  $Q (\le 100)$ . The op amp must have an open loop voltage gain at the highest frequency of interest at least 50 times larger than the gain of the filter at this frequency. In addition, the selected op amp must have a slew rate that meets the requirements in Equation 2.

Slew Rate  $\geq 0.5 \times (\omega_H V_{OPP}) \times 10^{-6} V/\mu sec$ 

where

- ω<sub>H</sub> is the highest frequency of interest
- V<sub>OPP</sub> is the output peak-to-peak voltage

#### 8.2.1.3 Application Curve




Figure 42. Frequency Response of Simple Low-pass Active Filter

#### 8.2.2 Difference Amplifier

The difference amplifier allows the subtraction of two voltages or, as a special case, the cancellation of a signal common to two inputs. It is useful as a computational amplifier in making a differential to single-ended conversion or in rejecting a common mode signal.




Figure 43. Difference Amplifier Schematic

$$V_{OUT} = \left(\frac{R1 + R2}{R3 + R4}\right) \frac{R4}{R1} V_2 - \frac{R2}{R1} V_1 + \left(\frac{R1 + R2}{R3 + R4}\right) \frac{R3}{R1} \times \frac{V^+}{2}$$
  
for R1 = R3 and R2 = R4  
$$V_{OUT} = \frac{R2}{R1} (V_2 - V1) + \frac{V^+}{2}$$

(3)

(2)

#### 8.2.3 Instrumentation Circuits

The input impedance of the previous difference amplifier is set by the resistor  $R_1$ ,  $R_2$ ,  $R_3$ , and  $R_4$ . To eliminate the problems of low input impedance, one way is to use a voltage follower ahead of each input as shown in the following two instrumentation amplifiers.

Copyright © 2000–2016, Texas Instruments Incorporated

**NSTRUMENTS** 

FXAS

#### **Typical Applications (continued)**

#### 8.2.3.1 Three Operating Amplifier Instrumentation

The quad LPV324 can be used to build a three-op-amp instrumentation amplifier as shown in Figure 44




Figure 44. Three-op-amp Instrumentation Amplifier Schematic

The first stage of this instrumentation amplifier is a differential-input, differential-output amplifier, with two voltage followers. These two voltage followers assure that the input impedance is over 100 M $\Omega$ . The gain of this instrumentation amplifier is set by the ratio of  $R_2/R_1$ .  $R_3$  should equal  $R_1$  and  $R_4$  equal  $R_2$ . Matching of  $R_3$  to  $R_1$  and  $R_4$  to  $R_2$  affects the CMRR. For good CMRR over temperature, low drift resistors should be used. Making  $R_4$  Slightly smaller than R  $_2$  and adding a trim pot equal to twice the difference between R  $_2$  and  $R_4$  will allow the CMRR to be adjusted for optimum.

#### 8.2.3.2 Two Operating Amplifier Instrumentation

A two-op-amp instrumentation amplifier can also be used to make a high-input-impedance DC differential amplifier (Figure 45). As in the three-op-amp circuit, this instrumentation amplifier requires precise resistor matching for good CMRR.  $R_4$  should equal to  $R_1$  and  $R_3$  must equal  $R_2$ .




Figure 45. Two-op-amp Instrumentation Amplifier Schematic

$$V_{O} = \left(1 + \frac{R4}{R3}\right) (V_{2} - V_{1}), \text{ where } R1 = R4 \text{ and } R2 = R3$$
  
As shown :  $V_{O} = 2(V_{2} - V_{1})$ 

8.2.3.3 Single-Supply Inverting Amplifier

There may be cases where the input signal going into the amplifier is negative. Because the amplifier is operating in single supply voltage, a voltage divider using  $R_3$  and  $R_4$  is implemented to bias the amplifier so the input signal is within the input common-common voltage range of the amplifier. The capacitor  $C_1$  is placed between the inverting input and resistor  $R_1$  to block the DC signal going into the AC signal source,  $V_{IN}$ . The values of  $R_1$  and  $C_1$  affect the cutoff frequency in Equation 5.

$$fc = 1/2\pi R_1 C_1$$

18 Submit Documentation Feedback Copyright © 2000–2016, Texas Instruments Incorporated

(4)



#### **Typical Applications (continued)**

As a result, the output signal is centered around mid-supply (if the voltage divider provides V<sup>+</sup>/2 at the non-inverting input). The output can swing to both rails, maximizing the signal-to-noise ratio in a low voltage system.




Figure 46. Single-Supply Inverting Amplifier

$$V_{OUT} = -\frac{R2}{R1}V_{IN}$$

(6)

### 9 Power Supply Recommendations

The LPV3xx-N is specified for operation from 2.7 V to 5.5 V; many specifications apply from –40°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout Guidelines* section.




### 10 Layout

#### 10.1 Layout Guidelines

For best operational performance, use good PCB layout practices including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
- Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see *Circuit Board Layout Techniques* (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in Figure 47.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



#### Figure 47. Operational Amplifier Board Layout for Noninverting Configuration

#### 20 Submit Documentation Feedback



### **11** Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

- LPV321-N PSPICE Model (SNOM026)
- LPV358-N PSPICE Model (SNOM022)
- LPV324-N PSPICE Model (SNOM027)
- TINA-TI SPICE-Based Analog Simulation Program
- DIP Adapter Evaluation Module
- TI Universal Operational Amplifier Evaluation Module
- TI Filterpro Software

#### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For related documentation see the following:

- Handbook of Operational Amplifier Applications (SBOA092)
- Compensate Transimpedance Amplifiers Intuitively (SBOA055)
- Circuit Board Layout Techniques (SLOA089)
- AN-1803 Design Considerations for a Transimpedance Amplifier (SNOA515)

#### 11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LPV321-N	Click here	Click here	Click here	Click here	Click here
LPV324-N	Click here	Click here	Click here	Click here	Click here
LPV358-N	Click here	Click here	Click here	Click here	Click here

#### Table 1. Related Links

#### 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.6 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

Copyright © 2000-2016, Texas Instruments Incorporated

SNOS413E - AUGUST 2000 - REVISED NOVEMBER 2016



www.ti.com

### 11.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.8 Glossary

### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LPV321M5/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A27A	Samples
LPV321M5X/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A27A	Samples
LPV321M7/NOPB	ACTIVE	SC70	DCK	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A19	Samples
LPV321M7X/NOPB	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	A19	Samples
LPV324M/NOPB	ACTIVE	SOIC	D	14	55	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LPV324M	Samples
LPV324MT/NOPB	ACTIVE	TSSOP	PW	14	94	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LPV324 MT	Samples
LPV324MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LPV324 MT	Samples
LPV324MX/NOPB	ACTIVE	SOIC	D	14	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LPV324M	Samples
LPV358M/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LPV 358M	Samples
LPV358MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	P358	Samples
LPV358MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	P358	Samples
LPV358MX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LPV 358M	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



### PACKAGE OPTION ADDENDUM

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LPV321M5/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LPV321M5X/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LPV321M7/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LPV321M7X/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LPV324MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LPV324MX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LPV358MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LPV358MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LPV358MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1



## PACKAGE MATERIALS INFORMATION

18-Oct-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LPV321M5/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LPV321M5X/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LPV321M7/NOPB	SC70	DCK	5	1000	208.0	191.0	35.0
LPV321M7X/NOPB	SC70	DCK	5	3000	208.0	191.0	35.0
LPV324MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0
LPV324MX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LPV358MM/NOPB	VSSOP	DGK	8	1000	208.0	191.0	35.0
LPV358MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LPV358MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

18-Oct-2024

### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LPV324M/NOPB	D	SOIC	14	55	495	8	4064	3.05
LPV324MT/NOPB	PW	TSSOP	14	94	495	8	2514.6	4.06
LPV358M/NOPB	D	SOIC	8	95	495	8	4064	3.05

# **D0014A**



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



# D0014A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0014A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **DCK0005A**



# **PACKAGE OUTLINE**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



# **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DCK0005A

# **EXAMPLE STENCIL DESIGN**

### SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



# D0008A



## **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **PW0014A**



## **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0014A

# **EXAMPLE BOARD LAYOUT**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0014A

# **EXAMPLE STENCIL DESIGN**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

# **DBV0005A**



## **PACKAGE OUTLINE**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



# DBV0005A

# **EXAMPLE BOARD LAYOUT**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DBV0005A

# **EXAMPLE STENCIL DESIGN**

### SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **DGK0008A**



# **PACKAGE OUTLINE**

### VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



# DGK0008A

# **EXAMPLE BOARD LAYOUT**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



# DGK0008A

# **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated