





SN3257-Q1

ZHCSK05D - JULY 2019 - REVISED OCTOBER 2022

SN3257-Q1 具有 1.8V 逻辑电平的汽车类 5V 低传播延迟、2:1 (SPDT) 4通道开关

1 特性

Ŧ


Texas

INSTRUMENTS

- 提供功能安全 - 可帮助进行功能安全系统设计的文档
- 符合面向汽车应用的 AEC-Q100 标准
- 温度等级 1:-40°C 至 +125°C, TA 宽电源电压范围:1.5V 至 5.5V
- 低传播延迟:78 ps
- 低导通电阻:5Ω
- 高带宽:2GHz
- 双向信号路径
- 支持超出电源的输入电压
- 兼容 1.8V 逻辑电平
- 逻辑引脚上带有集成下拉电阻器
- 失效防护逻辑
- 高达 3.6V 信号的断电保护

2 应用

- SPI 多路复用 •
- 12S 多路复用
- eSIM 多路复用
- eMMC 多路复用 •
- 闪存存储器共享 •
- 电池管理系统 (BMS)
- 远程信息处理控制单元 (TCU)
- 智能远程信息处理网关
- 后座娱乐系统
- 数字驾驶舱处理单元
- 汽车音响主机
- 汽车导航
- ADAS 域控制器
- 环视系统 ECU
- 车载充电器 (OBC) 和无线充电器



应用示例



SN3257-Q1 是一款汽车级互补金属氧化物半导体 (CMOS)开关,支持高速信号,具有低传播延迟。 SN3257-Q1 提供具有 4 个通道的 2:1 (SPDT) 开关配 置,非常适合 SPI 和 I2S 等各通道协议。此器件可在 源极(SxA、SxB)和漏极(Dx)引脚上支持双向模拟 和数字信号,并且能够传递高于电源电压(最高 V_{DD} x 2)的信号,最大输入和输出电压为 5.5V。

SN3257-Q1 具有一个低电平有效 EN 引脚,用于同时 启用和禁用所有通道。当 EN 引脚为低电平时,会根据 SEL 引脚的状态选择两个开关路径之一。


SN3257-Q1 的信号路径上高达 3.6V 的关断保护功能 可在移除电源电压 (VDD = 0V) 时提供隔离。如果没有 该保护功能,开关可通过内部 ESD 二极管为电源轨进 行反向供电,从而对系统造成潜在损坏。

失效防护逻辑电路允许在施加电源引脚上的电压之前, 先施加逻辑控制引脚上的电压,从而保护器件免受潜在 的损害。两个逻辑控制输入都具有兼容 1.8V 逻辑的阈 值,可确保 TTL 和 CMOS 逻辑兼容性。逻辑引脚上带 有集成下拉电阻器,无需外部组件,可减小系统尺寸、 降低系统成本。

封装信息⁽¹⁾

器件型号	封装	封装尺寸(标称值)
SN3257-Q1	PW (TSSOP, 16)	5.00mm × 4.40mm
	DYY (SOT-23-THIN,16)	4.20mm × 2.00mm

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。 (1)



方框图





Table of Contents

1	特性1
2	应用1
3	说明1
	Revision History2
	Pin Configuration and Functions3
6	Specifications4
	6.1 Absolute Maximum Ratings4
	6.2 ESD Ratings4
	6.3 Recommended Operating Conditions4
	6.4 Thermal Information4
	6.5 Electrical Characteristics5
	6.6 Dynamic Characteristics6
	6.7 Timing Requirements7
7	Parameter Measurement Information11
	7.1 On-Resistance 11
	7.2 Off-Leakage Current11
	7.3 On-Leakage Current12
	7.4 I _{POFF} Leakage Current12
	7.5 Transition Time 13
	7.6 t _{ON (EN)} and t _{OFF (EN)} Time13
	7.7 t _{ON (VDD)} and t _{OFF (VDD)} Time14
	7.8 Break-Before-Make Delay14
	7.9 Propagation Delay 15
	7.10 Skew15
	7.11 Charge Injection

7.12 Capacitance	16
7.13 Off Isolation	
7.14 Channel-to-Channel Crosstalk	17
7.15 Bandwidth	19
8 Detailed Description	20
8.1 Overview	
8.2 Functional Block Diagram	20
8.3 Feature Description	
8.4 Device Functional Modes	
9 Application and Implementation	23
9.1 Application Information	
9.2 Typical Application	<mark>23</mark>
10 Power Supply Recommendations	24
11 Layout	
11.1 Layout Guidelines	25
11.2 Layout Example	
12 Device and Documentation Support	27
12.1 Documentation Support	<mark>27</mark>
12.2 接收文档更新通知	
12.3 支持资源	27
12.4 Trademarks	27
12.5 Electrostatic Discharge Caution	27
12.6 术语表	
13 Mechanical, Packaging, and Orderable	
Information	

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision C (December 2021) to Revision D (October 2022)	Page
• 将带宽规格从 1.2GHz 更新为 2GHz	1
Changes from Revision B (January 2020) to Revision C (December 2021)	Page
• 向特性部分添加了提供功能安全信息	1
• 更新了整个文档中的表格、图和交叉参考的编号格式	1
Changes from Revision A (August 2016) to Revision B (January 2020)	Page
 将文档状态从预告信息更改为量产数据 	1



5 Pin Configuration and Functions




表 5-1. Pin Functions

PIN		TYPE(1)	DESCRIPTION ⁽²⁾	
NAME	NO.			
SEL	1	I	Select pin: controls state of switches according to ${\bf \overline{z}}$ 8-1. Internal 6 M ${\bf \Omega}$ pull-down to GND.	
S1A	2	I/O	Source pin 1A. Can be an input or output.	
S1B	3	I/O	Source pin 1B. Can be an input or output.	
D1	4	I/O	Drain pin 1. Can be an input or output.	
S2A	5	I/O	Source pin 2A. Can be an input or output.	
S2B	6	I/O	Source pin 2B. Can be an input or output.	
D2	7	I/O	Drain pin 2. Can be an input or output.	
GND	8	Р	Ground (0 V) reference	
D3	9	I/O	Drain pin 3. Can be an input or output.	
S3B	10	I/O	Source pin 3B. Can be an input or output.	
S3A	11	I/O	Source pin 3A. Can be an input or output.	
D4	12	I/O	Drain pin 4. Can be an input or output.	
S4B	13	I/O	Source pin 4B. Can be an input or output.	
S4A	14	I/O	Source pin 4A. Can be an input or output.	
ĒN	15	I	Active low enable: When this pin is high, all switches are turned off. When this pin is low, SEL pin controls the signal path selection. Internal 6 M Ω pull-down to GND.	
VDD	16	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.	

(1) I = input, O = output, I/O = input and output, P = power

(2) Refer to $\ddagger 8.4$ for what to do with unused pins.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾ ⁽²⁾ ⁽³⁾

		MIN	MAX	UNIT
V _{DD}	Supply voltage	- 0.5	6	V
V _{SEL} or V _{EN}	Logic control input pin voltage (SEL or EN)	- 0.5	6	V
I _{SEL} or I _{EN}	Logic control input pin current (SEL or \overline{EN})	- 30	30	mA
V _S or V _D	Source or drain pin voltage	- 0.5	6	V
Is or I _{D (CONT)}	Source and drain pin continuous current: (SxA, SxB, Dx)	- 25	25	mA
T _{stg}	Storage temperature	- 65	150	°C
TJ	Junction temperature		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

6.2 ESD Ratings

			VALUE	UNIT	
M	Electrostatic	Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2	±2000	V	
V _(ESD)	discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±750	v	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{DD}	Supply voltage	1.5	5.5	V
V _S or V _D	Signal path input or output voltage (source or drain pin), $V_{DD} \geqslant 1.5 \; V^{(1)}$	0	V _{DD} x 2	V
V _{S_off} or V _{D_off}	Signal path input or output voltage (source or drain pin), V_{DD} < 1.5 $V^{(2)}$	0	3.6	V
V _{SEL} or V _{EN}	Logic control input voltage (EN, SEL)	0	5.5	V
I _S or I _{D (CONT)}	Source and drain pin continuous current: (SxA, SxB, Dx)	- 25	25	mA
T _A	Ambient temperature	- 40	125	°C

(1) Device input/output can operate up to V_{DD} x 2, with a maximum input/output voltage of 5.5 V.

(2) V_{S off} and V_{D off} refers to the voltage at the source or drain pins when supply is less than 1.5 V.

6.4 Thermal Information

		DEVICE	DEVICE	
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	DYY (SOT-23)	UNIT
		16 PINS	16 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	117.4	123.0	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	47.9	70.5	°C/W
R _{0 JB}	Junction-to-board thermal resistance	63.7	50.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	6.9	5.0	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	63.1	50.3	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

 V_{DD} = 1.5 V to 5.5 V, GND = 0V, T_A = - 40°C to +125°C Typical values are at V_{DD} = 3.3 V, T_A = 25°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUF	PPLY					
V _{DD}	Power supply voltage		1.5		5.5	V
I _{DD}	Active supply current	V _{SEL} = 0 V, 1.4 V or V _{DD} V _S = 0 V to 5.5 V		40	68	μA
IDD_STANDBY	Supply current when disabled	V _{EN} = 1.4 V or V _{DD} V _S = 0 V to 5.5 V		7.5	15	μA
DC CHARAC	TERISTICS					
R _{ON}	On-resistance			2	5	Ω
ΔR_{ON}	On-resistance match between channels	$V_{S} = V_{DD}$ $I_{SD} = 8 \text{ mA}$ Refer to ON-State Resistance Figure		0.07	0.8	Ω
R _{ON (FLAT)}	On-resistance flatness	$V_{S} = 0 V \text{ to } V_{DD}$ $I_{SD} = 8 \text{ mA}$ Refer to ON-State Resistance Figure		1	2.5	Ω
I _{POFF}	Powered-off I/O pin leakage current	$V_{DD} = 0 V$ $V_{S} = 0 V \text{ to } 3.6 V$ $V_{D} = 0 V$ Refer to Ipoff Leakage Figure	- 8	0.01	8	μA
I _{S(OFF)} I _{D(OFF)}	OFF leakage current	Switch Off $V_D = 0.8 \times V_{DD} / 0.2 \times V_{DD}$ $V_S = 0.2 \times V_{DD} / 0.8 \times V_{DD}$ Refer to Off Leakage Figure	- 900	0.03	900	nA
I _{d(on)} Is(on)	ON leakage current	Switch On $V_D = 0.8 \times V_{DD} / 0.2 \times V_{DD}$, S pins floating or $V_S = 0.8 \times V_{DD} / 0.2 \times V_{DD}$, D pins floating Refer to On Leakage Figure	- 900	0.01	900	nA
LOGIC INPU	TS					
V _{IH}	Input logic high		1.2		5.5	V
V _{IL}	Input logic low		0		0.45	V
I _{IH}	Input high leakage current	V _{SEL} = 1.8 V, V _{DD}		1	±2	μA
IIL	Input low leakage current	V _{SEL} = 0 V		0.2	±2	μA
R _{PD}	Internal pull-down resistor on logic pins			6		MΩ
Cı	Logic input capacitance	V _{SEL} = 0 V, 1.8 V or V _{DD} f = 1 MHz		3		pF



6.6 Dynamic Characteristics

 V_{DD} = 1.5 V to 5.5 V, GND = 0 V, T_A = $-40^\circ C$ to +125°C Typical values are at V_{DD} = 3.3 V, T_A = 25°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT
C _{OFF}	Source and drain off capacitance	$\label{eq:VS} \begin{array}{l} V_S = 2.5 \ V \\ V_{SEL} = 0 \ V \\ f = 1 \ MHz \\ Refer to Capacitance \ Figure \end{array}$	Switch OFF	4		pF
C _{ON}	Source and drain on capacitance	$\begin{array}{l} V_S = 2.5 \ V \\ V_{SEL} = 0 \ V \\ f = 1 \ MHz \\ Refer to Capacitance \ Figure \end{array}$	Switch ON	8		pF
Q _C	Charge Injection	$\label{eq:VS} \begin{split} V_S &= V_{DD}/2 \\ R_S &= 0 \ \Omega \ , \ C_L = 1 \ nF \\ Refer to \ Charge \ Injection \ Figure \end{split}$	Switch ON	3.5		рС
	Off isolation	R _L = 50 Ω f = 100 kHz Refer to Off Isolation Figure	Switch OFF	- 90		dB
O _{ISO}		$ \begin{array}{l} R_{L} = 50 \ \Omega \\ f = 1 \ MHz \\ Refer to Off Isolation Figure \end{array} $	Switch OFF	- 75		dB
X _{TALK}	Channel to Channel crosstalk	$\begin{array}{l} R_{L}=50 \ \Omega \\ f=100 \ kHz \\ Refer to Crosstalk Figure \end{array}$	Switch ON	- 90		dB
BW	Bandwidth	R _L = 50 Ω Refer to Bandwidth Figure	Switch ON	2		GHz
I _{LOSS}	Insertion loss	$R_L = 50 \Omega$ f = 1 MHz Refer to Bandwidth Figure	Switch ON	- 0.12		dB



6.7 Timing Requirements


 V_{DD} = 1.5 V to 5.5 V, GND = 0V, T_A = - 40°C to +125°C Typical values are at V_{DD} = 3.3 V, T_A = 25°C, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _{TRAN}	Transition time from control input	$V_{DD} = 2.5 V \text{ to } 5.5 V$ $V_{S} = V_{DD}$ $R_{L} = 200 \ \Omega, C_{L} = 15 \text{ pF}$ Refer to Transition Timing Figure		160	350	ns
t _{TRAN}	Transition time from control input	$V_{DD} < 2.5 V$ $V_{S} = V_{DD}$ $R_{L} = 200 \ \Omega, C_{L} = 15 \text{ pF}$ Refer to Transition Timing Figure		180	580	ns
t _{ON(EN)}	Device turn on time from enable pin			12	35	μs
t _{OFF(EN)}	Device turn off time from enable pin	$V_S = V_{DD}$ $R_L = 200 \ \Omega$, $C_L = 15 \text{ pF}$ Refer to Ton(EN) and Toff(EN) Figure		50	95	ns
t _{on(vdd)}	Device turn on time (V_{DD} to output)	$V_{S} = 3.6 V$ $V_{DD} \text{ rise time} = 1 \ \mu\text{s}$ $R_{L} = 200 \ \Omega, C_{L} = 15 \ \text{pF}$ Refer to Ton(vdd) and Toff(vdd) Figure		20	60	μs
t _{OFF(VDD)}	Device turn off time (V_{DD} to output)	$V_S = 3.6 V$ $V_{DD} \text{ fall time} = 1 \ \mu s$ $R_L = 200 \ \Omega, \ C_L = 15 \ pF$ Refer to Ton(vdd) and Toff(vdd) Figure		1.2	2.7	μs
t _{open (BBM)}	Break before make time	$V_S = 1 V$ $R_L = 200 \Omega$, $C_L = 15 pF$ Refer to Topen(BBM) Figure	0.5			ns
t _{SK(P)}	Inter-channel skew - SOT-23 (DYY)	Refer to Tsk Figure		10		ps
t _{SK(P)}	Inter-channel skew - TSSOP (PW)	Refer to Tsk Figure		18		ps
t _{PD}	Propagation delay - SOT-23 (DYY)	Refer to Tpd Figure		78	_	ps
t _{PD}	Propagation delay - TSSOP (PW)	Refer to Tpd Figure		95		ps



Typical Characteristics


At $T_A = 25^{\circ}$ C, $V_{DD} = 3.3$ V (unless otherwise noted).





Typical Characteristics


At $T_A = 25^{\circ}$ C, $V_{DD} = 3.3$ V (unless otherwise noted).





Typical Characteristics

At $T_A = 25^{\circ}$ C, $V_{DD} = 3.3$ V (unless otherwise noted).





7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in \mathbb{X} 7-1. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$ as shown in the following figure.




图 7-1. On-Resistance Measurement Setup

7.2 Off-Leakage Current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S (OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D (OFF)}$.

The setup used to measure both off-leakage currents is shown in 图 7-2.




图 7-2. Off-Leakage Measurement Setup



7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S (ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D (ON)}$.

Either the source pin or drain pin is left floating during the measurement. [8] 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




图 7-3. On-Leakage Measurement Setup

7.4 IPOFF Leakage Current

 I_{POFF} leakage current is defined as the leakage current flowing into or out of the source pin when the device is powered off. This current is denoted by the symbol I_{POFF} .

The setup used to measure both I_{POFF} leakage current is shown in \mathbb{X} 7-4.




图 7-4. IPOFF Leakage Measurement Setup



7.5 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the select signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. The time constant from the load resistance and load capacitance can be added to the transition time to calculate system level timing. $\boxed{8}$ 7-5 shows the setup used to measure transition time, denoted by the symbol t_{TRANSITION}.




图 7-5. Transition-Time Measurement Setup

7.6 t_{ON (EN)} and t_{OFF (EN)} Time

The $t_{ON (EN)}$ time is defined as the time taken by the output of the device to rise to 90% after the enable has fallen past the logic threshold. The 90% measurement is used to provide the timing of the device being enabled in the system. \mathbb{E} 7-6 shows the setup used to measure the enable time, denoted by the symbol $t_{ON (EN)}$.

The $t_{OFF(EN)}$ time is defined as the time taken by the output of the device to fall to 90% after the enable has fallen past the logic threshold. The 90% measurement is used to provide the timing of the device being disabled in the system. [8] 7-6 shows the setup used to measure enable time, denoted by the symbol $t_{OFF(EN)}$.




图 7-6. t_{ON (EN)} and t_{OFF (EN)} Time Measurement Setup



7.7 $t_{ON\;(VDD)}$ and $t_{OFF\;(VDD)}$ Time

The $t_{ON (VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. \mathbb{E} 7-7 shows the setup used to measure turn on time, denoted by the symbol $t_{ON (VDD)}$.

The $t_{OFF (VDD)}$ time is defined as the time taken by the output of the device to fall to 90% after the supply has fallen past the supply threshold. The 90% measurement is used to provide the timing of the device turning off in the system. \mathbb{K} 7-7 shows the setup used to measure turn off time, denoted by the symbol $t_{OFF (VDD)}$.





图 7-7. t_{ON (VDD)} and t_{OFF (VDD)} Time Measurement Setup

7.8 Break-Before-Make Delay

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. $\boxed{8}$ 7-8 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.







7.9 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. \mathbb{X} 7-9 shows the setup used to measure propagation delay, denoted by the symbol t_{PD}.




图 7-9. Propagation Delay Measurement Setup

7.10 Skew

Skew is defined as the difference between propagation delays of any two outputs of the same device. The skew measurement is taken from the output of one channel rising or falling past 50% to a second channel rising or falling past the 50% threshold when the input signals are switched at the same time. \mathbb{X} 7-10 shows the setup used to measure skew, denoted by the symbol t_{SK}.




图 7-10. Skew Measurement Setup



7.11 Charge Injection

The amount of charge injected into the source or drain of the device during the falling or rising edge of the gate signal is known as charge injection, and is denoted by the symbol Q_C . \boxtimes 7-11 shows the setup used to measure charge injection from source (Sx) to drain (Dx).




图 7-11. Charge-Injection Measurement Setup

7.12 Capacitance

The parasitic capacitance of the device is captured at the source (Sx), drain (Dx), and select (SELx) pins. The capacitance is measured in both the ON and OFF state and is denoted by the symbol C_{ON} and C_{OFF} . [8] 7-12 shows the setup used to measure capacitance.




图 7-12. Capacitance Measurement Setup



7.13 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . \mathbb{R} 7-13 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




图 7-13. Off Isolation Measurement Setup

Off Isolation =
$$20 \cdot \text{Log}\left(\frac{V_{\text{OUT}}}{V_{\text{S}}}\right)$$

7.14 Channel-to-Channel Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (Dx) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . \mathbb{R} 7-14 shows the setup used to measure, and the equation used to compute crosstalk.




图 7-14. Channel-to-Channel Crosstalk Measurement Setup




 $Channel-to-Channel \ Crosstalk = 20 \cdot Log \left(\frac{V_{OUT}}{V_{S}} \right)$

(2)



7.15 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance, Z_0 , for the measurement is 50 Ω . \mathbb{R} 7-15 shows the setup used to measure bandwidth.





Attenuation = 20 × Log $\left(\frac{V_{OUT}}{V_S}\right)$

(3)



8 Detailed Description


8.1 Overview

The SN3257-Q1 is an automotive qualified 2:1 (SPDT) 4-channel switch with powered-off protection up to 3.6 V. Wide operating supply of 1.5 V to 5.5 V allows for use in applications where different supply voltages are available. The device supports bidirectional analog and digital signals on the source (SxA, SxB) and drain (Dx) pins. The wide bandwidth of this switch allows little or no attenuation of high-speed signals with minimum propagation delay.

The enable (EN) pin is an active-low logic pin that controls the connection between the source (SxA, SxB) and drain (Dx) pins of the device. The select pin (SEL) controls the state of all four channels of the SN3257-Q1 and determines which source pin is connected to the drain. Fail-Safe Logic circuitry allows voltages on the logic control pins to be applied before the supply pin, protecting the device from potential damage. All logic control inputs have 1.8 V logic compatible thresholds, ensuring both TTL and CMOS logic compatibility when operating in the valid supply voltage range.

Powered-off protection up to 3.6 V on the signal path of the SN3257-Q1 provides isolation when the supply voltage is removed ($V_{DD} = 0$ V). Without this protection feature, the system can back-power the supply rail through an internal ESD diode and cause potential damage to the system.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Bidirectional Operation

The SN3257-Q1 conducts equally well from source (SxA, SxB) to drain (Dx) or from drain (Dx) to source (SxA, SxB). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Beyond Supply Operation

When the SN3257-Q1 is powered from 1.5 V to 5.5 V, the valid signal path input or output voltage ranges from GND to V_{DD} x 2, with a maximum input or output voltage of 5.5 V.

Example 1: If the SN3257-Q1 is powered at 1.5 V, the signal range is 0 V to 3 V.

Example 2: If the SN3257-Q1 is powered at 2.5 V, the signal range is 0 V to 5.0 V.

Example 2: If the SN3257-Q1 is powered at 3.6 V, the signal range is 0 V to 5.5 V.

Example 3: If the SN3257-Q1 is powered at 5.5 V, the signal range is 0 V to 5.5 V.

Other voltage levels not mentioned in the examples support Beyond Supply Operation as long as the supply voltage falls within the recommended operation conditions of 1.5 V to 5.5 V.



8.3.3 1.8 V Logic Compatible Inputs

The SN3257-Q1 has 1.8-V logic compatible control inputs. Regardless of the V_{DD} voltage, the control input thresholds remain fixed, allowing a 1.8-V processor GPIO to control the SN3257-Q1 without the need for an external translator. This saves both space and BOM cost. For more information on 1.8 V logic implementations, refer to *Simplifying Design with 1.8 V logic Muxes and Switches*.

8.3.4 Powered-off Protection

Powered-off protection up to 3.6 V on the signal path of the SN3257-Q1 provides isolation when the supply voltage is removed ($V_{DD} = 0$ V). When the SN3257-Q1 is powered-off, the I/Os of the device remain in a high-Z state. Powered-off protection minimizes system complexity by removing the need for power supply sequencing on the signal path. The device performance remains within the leakage performance mentioned in the Electrical Specifications. For more information on powered-off protection, refer to *Eliminate Power Sequencing with Powered-off Protection Signal Switches*.

8.3.5 Fail-Safe Logic

The SN3257-Q1 has Fail-Safe Logic on the control input pins (SELx) which allows for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the SN3257-Q1 to be ramped to 5.5 V while $V_{DD} = 0$ V. Additionally, the feature enables operation of the SN3257-Q1 with $V_{DD} = 1.5$ V while allowing the select pins to interface with a logic level of another device up to 5.5 V.

8.3.6 Integrated Pull-Down Resistors

The SN3257-Q1 has internal weak pull-down resistors (6 M Ω) to GND to ensure the logic pins are not left floating. This feature integrates up to four external components and reduces system size and cost.



8.4 Device Functional Modes

The enable (EN) pin is an active-low logic pin that controls the connection between the source (SxA, SxB) and drain (Dx) pins of the device. When the enable pin is pulled high, all switches are turned off. When the enable pin is pulled low, the select pin controls the signal path selection. The select pin (SEL) controls the state of all four channels of the SN3257-Q1 and determines which source pin is connected to the drain pins. When the select pin is pulled low, the SxA pin conducts to the corresponding Dx pins. When the select pin is pulled high, the SxB pin conducts to the corresponding Dx pins. The SN3257-Q1 logic pins have internal weak pull-down resistors (6 M Ω) to GND so that it powers-on in a known state.


The SN3257-Q1 can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins should be tied to GND or V_{DD} to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (SxA, SxB, or Dx) should be connected to GND.

8.4.1 Truth Tables

INPUTS		Selected Source Pins Connected To Drain Pins							
EN	SEL	(Dx)							
		S1A connected to D1							
0	0	S2A connected to D2							
0		S3A connected to D3							
		S4A connected to D4							
		S1B connected to D1							
0	1	S2B connected to D2							
0		S3B connected to D3							
		S4B connected to D4							
1	X ⁽¹⁾	Hi-Z (OFF)							

表 8-1. SN3257-Q1 Truth Table

(1) X denotes *do not care*.



*Internal 6MΩ Pull-Down on Logic Pins

图 8-1. SN3257-Q1 Functional Block Diagram



9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The SN3257-Q1 operates across a wide supply 1.5 V to 5.5 V and operating temperature range (- 40°C to +125°C). The SN3257-Q1 supports a number of features that improve system performance such as 1.8 V logic compatibility, supports input voltages beyond supply, Fail-Safe Logic, and Powered-off Protetion up to 3.6 V. These features reduce system complexity, board size, and overall system cost.

9.2 Typical Application




图 9-1. Multiplexing Flash Memory

9.2.1 Design Requirements

For this design example, use the parameters listed in $\frac{1}{2}$ 9-1.

表 9-1. Design Parameters

PARAMETERS	VALUES
Supply (V _{DD})	3.3 V
Input and Output signals	0 V to 3.3 V SPI
Control logic thresholds	1.8 V compatible



9.2.2 Detailed Design Procedure

The SN3257-Q1 can be operated without any external components except for the supply decoupling capacitors. The SN3257-Q1 has internal weak pull-down resistors (6 M Ω) to GND so that it powers-on with the switches in a known state. All inputs signals passing through the switch must fall within the recommended operating conditions of the SN3257-Q1 including signal range and continuous current. This design example can support SPI signals that range from 0 V to 3.3 V when the device is powered. This example can also utilize the Powered-off Protection feature and the inputs can range from 0 V to 3.6 V when V_{DD} = 0 V. The maximum continuous current can be 25 mA. Due to the voltage range and high speed capability, the SN3257-Q1 example is suitable for use in SPI, JTAG, and I2S applications.

9.2.3 Application Curves

Two important specifications when using a switch or multiplexer to pass signals are the device propagation delay and skew.




图 9-2. Propagation Delay and Skew Measurement

10 Power Supply Recommendations

The SN3257-Q1 operates across a wide supply range of 1.5 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F from the V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.



11 Layout

11.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self – inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. [X] 11-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 11-1. Trace Example

Route the high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Do not route high speed signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed signals traces because they cause signal reflections.

Route all high-speed signal traces over continuous GND planes, with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

When working with high frequencies, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in \mathbb{X} 11-2.




图 11-2. Example Layout

The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.



图 11-3 shows an example of a PCB layout with the SN3257-Q1. Some key considerations are:

Decouple the V_{DD} pin with a 0.1- μ F capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} supply.

High-speed switches require proper layout and design procedures for optimum performance.

Keep the input lines as short as possible.

Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.

Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

11.2 Layout Example




图 11-3. Example Layout



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documenation, see the following:

- Texas Instruments, SN3257-Q1 Functional Safety FIT Rate, FMD, and Pin FMA application report
- Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches application briefs
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application reports
- · Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- Texas Instruments, High-Speed Interface Layout Guidelines application report
- Texas Instruments, *High-Speed Layout Guidelines* application report

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN3257QDYYRQ1	ACTIVE	SOT-23-THIN	DYY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SN3257	Samples
SN3257QPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SN3257	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN3257QDYYRQ1	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3
SN3257QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Oct-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN3257QDYYRQ1	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8	
SN3257QPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0	

PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.




^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DYY0016A

PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA




DYY0016A

EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DYY0016A

EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司