

SN65HVD64 AISG® 开关键控同轴调制解调器收发器

1 特性

- 3V 至 5.5V 电源范围
- 1.6V 至 5.5V 独立逻辑电源
- - 15dBm 至 +5dBm 宽输入动态范围 接收器
- 可在 0dBm 至 6dBm 范围内调节 驱动器为同轴电缆提供的功率
- 支持 AISG® V2.0 和 V3.0
- 低功耗待机模式
- 针对 RS-485 总线仲裁的 方向控制输出
- 支持高达 115kbps 的信号传输速率
- 集成有源带通滤波器的中心频率 为 2.176MHz
- 支持 -40°C 至 120°C 环境温度
- 3mm × 3mm 16 引脚 VQFN 封装

2 应用

- AISG 针对天线线路器件的接口
- 塔顶放大器 (TMA)
- 普通调制解调器 (Modem) 接口

3 说明

SN65HVD64 收发器对逻辑(基带)接口和适用于长同 轴介质的频率之间的信号进行调制和解调,以便无线设 备之间进行有线数据传输。

SN65HVD64 器件是一款集成 AISG 收发器,旨在满足 "天线接口标准组织 v2.0 和 v3.0 规范"的要求。

SN65HVD64 接收器集成了一个有源带通滤波器,这样 即使存在寄生频率组件仍然能够解调信号。该滤波器的 中心频率为 2.176MHz。


发送器支持在 +0dBm 至 6dBm 的范围内调节为 50Ω 同轴电缆提供的输出功率。SN65HVD64 发送器符合 AISG 标准针对发射频谱的要求。

该器件提供的方向控制输出使得对 RS-485 接口的总线 仲裁更加便捷。该器件为晶振集成了一个振荡器输入, 并且接受到振荡器的标准时钟输入。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
SN65HVD64	VQFN (16)	3.00mm × 3.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



方框图



Table of Contents

1 特性	1	8.3 Feature Description	14
2 应用		8.4 Device Functional Modes	15
- <i>—, ·</i> ·· 3 说明		9 Application and Implementation	17
4 Revision History		9.1 Application Information	17
5 Pin Configuration and Functions		9.2 Typical Application	18
6 Specifications		10 Power Supply Recommendations	20
6.1 Absolute Maximum Ratings		11 Layout	21
6.2 ESD Ratings		11.1 Layout Guidelines	21
6.3 Recommended Operating Conditions		11.2 Layout Example	21
6.4 Thermal Information		12 Device and Documentation Support	22
6.5 Electrical Characteristics		12.1 Documentation Support	<mark>22</mark>
6.6 Switching Characteristics		12.2 Receiving Notification of Documentation Up	odates22
6.7 Typical Characteristics		12.3 Support Resources	<mark>22</mark>
7 Parameter Measurement Information		12.4 Trademarks	<mark>22</mark>
8 Detailed Description	14	12.5 Electrostatic Discharge Caution	22
8.1 Overview		12.6 Glossary	22
8.2 Functional Block Diagram			

4 Revision History

DATE	REVISION	NOTES
October 2020	*	Initial release.



5 Pin Configuration and Functions




图 5-1. RGT Package, 16-Pin VQFN, Top View

表 5-1. Pin Functions

	PIN		DESCRIPTION	
NAME	NO.	TYPE	— DESCRIPTION	
BIAS	10	0	Bias voltage output for setting driver output power by external resistors	
DIR	5	0	Direction control output signal for bus arbitration	
DIRSET1	7	_	DIRSET1 and DIRSET2: Bits to set the duration of DIR	
DIRSET2	6	_	DIRSET[2:1]: [L:L] = 9.6 kbps; [L:H] = 38.4 kbps; [H:L] = 115 kbps; [H:H] = standby mode	
GND	8		Crowned	
GND	16	_	Ground	
RES	9	Р	Input voltage to adjust driver output power that is set by external resistors from BIAS pin to GND	
RXIN	11	ı	Modulated input signal to the receiver	
RXOUT	4	0	Digital data bit stream from receiver	
SYNCOUT	1	0	Open-drain output to synchronize other devices to the 4x-carrier oscillator at XTAL1 and XTAL2	
TXIN	2	I	Digital data bit stream to driver	
TXOUT	12	0	Modulated output signal from the driver	
V _{CC}	13	Р	Analog supply voltage for the device	
VL	3	Р	Logic supply voltage for the device	
XTAL1	14	I/O	I/O pins of the crystal oscillator. Connect a 4 × f _C crystal between these pins or connect XTAL1 to an	
XTAL2	15		8.704-MHz clock and connect XTAL2 to GND.	
EP	_	_	Exposed pad. Connection to ground plane is recommended for best thermal conduction.	



6 Specifications

6.1 Absolute Maximum Ratings

See (1)

	MIN	MAX	UNIT
Supply voltage, V _{CC} and VL	- 0.5	6	V
Voltage at coax pins	- 0.5	6	V
Voltage at logic pins	- 0.3	V _{VL} + 0.3	V
Logic output current	- 20	20	mA
TXOUT output current	Internally limited		
SYNCOUT output current	Internall	y limited	
Junction temperature, T _J		170	°C
Continuous total power dissipation	See the Thern	nal Information	°C
Storage temperature, T _{stg} ⁽²⁾	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Analog supply voltage		3		5.5	V
V_L	Logic supply voltage		1.6		5.5	V
V _{I(pp)}	Input signal amplitude at RXIN				1.12	Vpp
V	High-level input voltage	TXIN, DIRSET1, DIRSET2	70%V _L		V _L	V
VIH	nigh-level input voltage	XTAL1, XTAL2	70%V _{CC}		V _{CC}	V
V _L V _{I(pp)} V _{IH} V _{IL} 1/t _{UI} Fosc Z _{LOAD} R1 R2 R _{SYNC} V _{RES} C _C C _{BIAS} T _A	Low lovel input veltage	TXIN, DIRSET1, DIRSET2	0		30%V _L	V
VIL	Low-level input voltage	XTAL1, XTAL2	0		30%V _{CC}	V
1/t _{UI}	Data signaling rate	·	9.6		115	kbps
Fosc	Oscillator frequency		- 30 ppm	8.704	30 ppm	MHz
7	Load impedance between TXOUT to RXIN			50		Ω
∠LOAD	Load impedance between RXIN	and GND at f _C (channel)		50		Ω
R1	Bias resistor between BIAS and I	RES		4.1		kΩ
R2	Bias resistor between RES and 0	GND		10		kΩ
R _{SYNC}	Pullup resistor between SYNCOL	JT and V _{CC}		1		kΩ
	Voltage at RES pin		0.7		1.5	V
C _C	Coupling capacitance between R	XIN and coax (channel)		220		nF
C _{BIAS}	Capacitance between BIAS and	GND		1		μF
T _A	Operating free-air temperature		- 40		120	°C
TJ	Junction temperature		- 40		125	°C

Product Folder Links: SN65HVD64

⁽²⁾ Applicable before the device is installed in the final product.



6.4 Thermal Information

	THERMAL METRIC(1)	VQFN	LIMIT
	I DERMAL METRIC	RGT 16 Pins	UNIT
R ₀ JA	Junction-to-ambient thermal resistance	49.4	°C/W
R _{θ JCtop}	Junction-to-case (top) thermal resistance	64.2	°C/W
R ₀ JB	Junction-to-board thermal resistance	22.9	°C/W
ΨJT	Junction-to-top characterization parameter	1.7	°C/W
ψ ЈВ	Junction-to-board characterization parameter	22.9	°C/W
R ₀ JCbot	Junction-to-case (bottom) thermal resistance	25	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
POWER SI	UPPLY					•	
		TX	KIN = L (active)		28	33	
			KIN = H (quiescent)		25	31	
I _{CC}	Supply current		KIN = 115 kbps, 0% duty cycle		27	33	mA
		DIRSET1 = H, DIRSET2 = H			12	17	
I _{VL}	Logic supply current	· · · · · · · · · · · · · · · · · · ·	TXIN = H, RXIN = DC input V _{TXIN} = V _L			50	μA
PSRR	Receiver power supply rejection ratio	,		45	60		dB
T _{SD RISE}	Thermal shutdown rising	- IXIN - L		143	156	170	°C
T _{SD FALL}	Thermal shutdown falling			123	136	147	°C
T _{SD HYS}	Thermal shutdown hysteresis			18	20	23	°C
LOGIC PIN	-						
V _{OH}	High-level logic output voltage (RXOUT, DIR)	$I_{OH} = -4 \text{ mA for V}_L > 2.4 \text{ V},$ $I_{OH} = -2 \text{ mA for V}_L < 2.4 \text{ V}$		90%V _{VL}			V
V _{OL}	Low-level logic output voltage (RXOUT, DIR)	I _{OL} = 4 mA for V _L > 2.4 V, I _{OL} = 2 mA for V _L < 2.4 V				10%V _{VL}	V
COAX DRI	, ,	10[2 117 1101 1]					
	Peak-to-peak output voltage at device pin	V _{RES} = 1.5 V (Maximum settin	na)	2.24	2.5		
$V_{O(PP)}$	TXOUT (see 7-1)	V _{RES} = 0.7 V (Minimum setting			1.17	1.3	V_{PP}
	Peak-to-peak voltage at coax out	V _{RES} = 1.5 V		5	6		
$V_{O(PP)}$	(see 图 7-1)	V _{RES} = 0.7 V			- 0.6	0.3	dBm
		At TXOUT				1	mVpp
$V_{O(OFF)}$	Off-state output voltage	At coax out				- 60	dBm
	Output emissions	Coupled to coaxial cable with impedance of 50 Ω, as shown					N/A
f _O	Output frequency				2.176		MHz
Δf	Output frequency variation			- 100		100	ppm
		At 100 kHz			0.03		
Z _O	Output impedance	At 10 MHz			3.5		Ω
I _{os}	Short-circuit output current	TXOUT is also protected by a circuit during short-circuit fault	TXOUT is also protected by a thermal shutdown		300	450	mA
COAX REC	CEIVER	<u> </u>				1	
		5 0.470 M;;		79	112	158	mVPP
V _{IT}	Input threshold	f _{IN} = 2.176 MHz		- 18	- 15	- 12	dBm
Z _{IN}	Input impedance	f = f _O		11	21		kΩ
RECEIVER		1					
f _{PB}	Passband	VRXIN = 1.12VP_P		1.1		4.17	MHz
f _{REJ}	Receiver rejection range	2.176-MHz carrier amplitude of 112.4 mV _{PP} , frequency band of spurious components with 800 mVPP allowed.		1.1		4.17	MHz
	Receiver noise filter time (slow bit rate)	DIRSET for 9.6 kbps			4		μs
t _{noise} filter	Receiver noise filter time (fast bit rate)	DIRSET for > 9.6 kbps			2		μs
XTAL AND	SYNC	.					
I _I	Input leakage current	XTAL1, XTAL2, 0V < V _{IN} < V _C	C	- 15		15	μA
V _{OL}	Output low voltage	SYNCOUT, with 1-k Ω resistor	r from SYNCOUT to V _{CC}			0.4	V

⁽¹⁾ Specified by design with a recommended 470-pF capacitor between RXIN and GND. Measurements above 150 MHz are determined by setup.

⁽²⁾ Conforms to AISG spectrum emissions mask, 3GPP TS 25.461, see 图 7-3.




6.6 Switching Characteristics

over recommended operating conditions (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pAQ} , t _{pQA}	Coax driver propagation delay	See 图 7-1			5	μs
t _r , t _f	Coax receiver output rise/fall time	C_L = 15 pF, R_L = 1 kΩ; see $\boxed{8}$ 7-1			20	ns
t _{PHL} , t _{PLH}	Receiver propagation delay	See 图 7-2		5.5	11	μs
	Copy receiver output duty evelo	V _{RXIN(ON)} = 630 mVpp, V _{RXIN(OFF)} < 5 mVpp, 50% duty cycle	40%		60%	
	Coax receiver output duty cycle	V _{RXIN(ON)} = 200 mVpp, V _{RXIN(OFF)} < 5 mVpp, 50% duty cycle	40%		60%	
		DIRSET2 = GND or OPEN, DIRSET1 = GND or OPEN		1667		
t _{DIR}	Direction control active duration	DIRSET2 = GND, DIRSET1 = VL		417		μs
		DIRSET2 = VL, DIRSET1 = VL		137		
t _{DIRSKEW}	Direction control skew (DIR to RXOUT)		270			ns
t _{dis}	Standby disable delay	300 mV _{PP} at 2.176 MHz on RXIN		2		ms
t _{en}	Standby enable delay	300 mV _{PP} at 2.176 MHz on RXIN		2		ms




6.7 Typical Characteristics


















图 6-9. Supply Current vs Supply Voltage While Transmitting

图 6-10. Supply Current vs Supply Voltage in Standby Mode







图 6-11. Supply Current vs Temperature in Standby Mode

图 6-12. Transmitter Output Power vs Supply Voltage







7 Parameter Measurement Information

Signal generator rate is 115 kbps, 50% duty cycle. Rise and fall times are less than 6 ns, and nominal output levels are $0\ V$ and $3\ V$. Coupling capacitor, C_C , is $220\ nF$.





图 7-1. Measurement of Modem Driver Output Voltage With 50- Ω Loads








图 7-2. Measurement of Modem Receiver Propagation Delays





图 7-3. AISG Emissions Template

8 Detailed Description

8.1 Overview

The SN65HVD64 transceiver modulates and demodulates signals between the logic (baseband) and a frequency suitable for long coaxial media. The SN65HVD64 device is an integrated AISG transceiver designed to meet the requirements of the Antenna Interface Standards Group v2.0 and v3.0 specification. The SN65HVD64 receiver integrates an active bandpass filter to enable demodulation of signals even in the presence of spurious frequency components. The filter has a 2.176-MHz center frequency. The transmitter supports adjustable output power levels from 0 dBm to 6 dBm delivered to the 50- Ω coax cable. The SN65HVD64 transmitter is compliant with the spectrum emission requirement provided by the AISG standard. A direction control output facilitates bus arbitration for an RS-485 interface. This device integrates an oscillator input for a crystal, and also accepts standard clock inputs to the oscillator.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Coaxial Interface

The SN65HVD64 transceiver enables the transfer of data between radio equipment by modulating baseband data to a carrier frequency of 2.176 MHz (per the AISG standard). The transmitter output amplitude can be configured from 0 dBm to 6 dBm in order to communicate over a variety of different links, and the output emissions spectrum is designed to be compliant to AISG limits. The receiver features an active bandpass filter circuit that helps to separate the carrier frequency data from other spurious frequency components.

8.3.2 Reference Input

The 2.176-MHz modulation frequency is derived from an input reference that is nominally 8.704 MHz. The input reference can come either from a crystal or from an oscillator circuit with a tolerance of up to 30 ppm.

8.3.3 RS-485 Direction Control

To facilitate bus arbitration of an RS-485 interface, the SN65HVD64 provides a direction control output that can be used to control the enable/disable controls of an RS-485 transceiver. The direction control output automatically toggles based on activity present on the coaxial input interface, and has an adjustable time constant (controlled by the DIRSET1 and DIRSET2 pins) in order to accommodate various signaling rates.

Submit Document Feedback

8.4 Device Functional Modes

If DIRSET1 and DIRSET2 are in a logic high state, the device will be in standby mode. While in standby mode, the receiver functions normally, detecting carrier frequency activity on the RXIN pin and setting the RXOUT state. The transmitter circuits are not active in standby mode, thus the TXOUT pin is idle regardless of the logic state of TXIN. The supply current in standby mode is significantly reduced, allowing power savings when the node is not transmitting.

When not in standby mode, the default power-on state is idle. When in idle mode, RXOUT is high, and TXOUT is quiet. The device transitions to receive mode when a valid modulated signal is detected on the RXIN line or the device transitions to transmit mode when TXIN goes low. The device stays in either receive or transmit mode until DIR time-out (nominal 16 bit times) after the last activity on RXOUT or TXIN.

When in receive mode:

- RXOUT responds to all valid modulated signals on RXIN, whether from the local transmitter, a remote transmitter, or long noise burst.
- TXOUT responds to TXIN, generating 2.176-MHz signals on TXOUT when TXIN is low, and TXOUT is quiet
 when TXIN is high. (In normal operation, TXIN is expected to remain high when the device is in receive
 mode.)
- The device stays in receive mode until 16 bit times after the last rising edge on RXOUT, caused by valid modulated signal on the RXIN line.

When in transmit mode:

- RXOUT stays high, regardless of the input signal on RXIN.
- TXOUT responds to TXIN, generating 2.176-MHz signals on TXOUT when TXIN is low, and TXOUT is quiet when TXIN is high.
- The device stays in transmit mode until 16 bit times after TXIN goes high.

表 8-1 shows the driver functions. 表 8-2 shows the receiver functions. 图 8-1 shows the transitions between each state.

 TXIN⁽¹⁾
 [DIRSET1, DIRSET2]
 TXOUT
 COMMENT

 H
 [L,L], [L,H] or [H,L]
 < 1 mV_{PP} at 2.176 MHz
 Driver not active

 L
 V_{OPP} at 2.176 MHz
 Driver active

 X
 [H,H]
 < 1 mV_{PP} at 2.176 MHz
 Standby mode

表 8-1. Driver Function Table

(1) H = High, L = Low, X = Indeterminate

表 8-2. Receiver and DIR Function Table

RXIN ⁽¹⁾	RXOUT	DIR	COMMENT (see 图 8-1)			
IDLE mode (not transmitting or receiving)						
< V _{IT} at 2.176 MHz for longer than DIR time-out	Н	L	No outgoing or incoming signal			
RECEIVE mode (not already transmitting)						
< V _{IT} at 2.176 MHz for less than t _{DIR time-out}	Н	Н	Incoming 1 bit, DIR stays HIGH for DIR time-out			
> V _{IT} at 2.176 MHz for longer than t _{noise filter}	L	Н	Incoming 0 bit, DIR output is HIGH			
TRANSMIT mode (not already receiving)						
Х	Н	L	Outgoing message, DIR stays LOW for DIR time-out			

(1) H = High, L = Low, X = Indeterminate






图 8-1. State Transition Diagram

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Driver Amplitude Adjust

The SN65HVD64 device can provide up to 2.5 V of peak-to-peak output signal at the TXOUT pin to compensate for potential loss within the external filter, cable, connections, and termination. External resistors are used to set the amplitude of the modulated driver output signal. Resistors connected across RES and BIAS set the output amplitude. The maximum peak-to-peak voltage at TXOUT is 2.5 V, corresponding to 6 dBm on the coaxial cable. The TXOUT voltage level can be adjusted by choice of resistors to set the voltage at the RES pin according to π according to π 1:

$$VTXOUT (V_{PP}) = (2.5 V_{PP} \times V_{RES} (V)) / 1.5 V V_{RES} (V) = 1.5 V \times R2 / (R1 + R2) V_{TXOUT} (V_{PP}) = 2.5 V_{PP}$$
(1)
$$\times R2 / (R1 + R2)$$

The voltage at the RES pin should be from 0.7 V to 1.5 V. Connect RES directly to the BIAS (R1 = 0 Ω) for maximum output level of 2.5 VPP. This gives a minimum voltage level at TXOUT of 1.2 VPP, corresponding to about 0 dBm at the coaxial cable. A 1- μ F capacitor should be connected between the BIAS pin and GND. To obtain a nominal power level of 3 dBm at the feeder cable as the AISG standard requires, use R1 = 4.1 k Ω and R2 = 10 k Ω that provide 1.78 V_{PP} at TXOUT.

9.1.2 Direction Control

In many applications the mast-top modem that receives data from the base distributes the received data through an RS-485 network to several mast-top devices. When the mast-top modem receives the first logic 0 bit (active modulated signal) it takes control of the mast-top RS-485 network by asserting the direction control signal. The duration of the direction control assertion should be optimized to pass a complete message of length B bits at the known signaling rate ($1/t_{BIT}$) before relinquishing control of the mast-top RS-485 network. For example, if the messages are 10 bits in length (B=10) and the signaling rate is 9600 bits per second (t_{BIT} = 0.104 ms) then a positive pulse of duration 1.7 ms is sufficient (with margin to allow for network propagation delays) to enable the mast-top RS-485 drivers to distribute each received message. $\boxed{8}$ 9-1 shows the assertion of direction control.




图 9-1. Assertion of Direction Control

9.1.3 Direction Control Time Constant

The time constant for the direction control function can be set by the control mode pins, DIRSET1 and DIRSET2. These pins should be set to correspond to the desired data rate. With no external connections to the control mode pins, the internal time constant is set to the maximum value, corresponding to the minimum data rate.



9.1.4 Conversion Between dBm and Peak-to-Peak Voltage

dBm =
$$20 \times LOG10 [Volts-pp / SQRT(0.008 \times Z_0)] = 20 \times LOG10 [VPP / 0.63] for Z_0 = 50 \Omega$$
 (2)

$$VPP = SQRT(0.008 \times Z_0) \times 10^{(dBm/20)} = 0.63 \times 10^{(dBm/20)} \text{ for } Z_0 = 50 \Omega$$
(3)

 \gtrsim 9-1 shows conversions between dBm and peak-to-peak voltage with a 50- Ω load, for various levels of interest including reference levels from the 3GPP TS 25.461 Technical Specification.

表 9-1. Conversions	Between dBM and Peak	k-to-Peak Vol	tage

· ·	•			
SIGNAL ON COAX	dBm	V _{PP}		
Maximum Driver ON Signal	5	1.12		
Nominal Driver ON Signal	3	0.89		
Minimum Driver ON Signal	1	0.71		
AISG Maximum Receiver Threshold	- 12	0.16		
Nominal Receiver Threshold	- 15	0.11		
Minimum Receiver Threshold	- 18	0.08		
Maximum Driver OFF Signal	- 40	0.006		

9.2 Typical Application

The AISG On-Off Keying (OOK) interface allows for command, control, and diagnostic information to be communicated between a base station and the corresponding tower-mounted antennae.

☑ 9-2 shows a typical application.




图 9-2. Typical AISG Application

9.2.1 Design Requirements

An AISG transceiver is used to convert between digital logic-level signals and RF signals. The AISG standard requires an RF carrier frequency of 2.176 MHz with 100-ppm accuracy. The output signal of the driver, when active, should be from 1 dBm to 5 dBm. The receiver must be designed such that the input threshold is from - 18 dBm to - 12 dBm.

9.2.2 Detailed Design Procedure

To ensure accuracy of the carrier frequency, an input reference frequency equal to four times the carrier (that is, 8.704 MHz) should be connected to the XTAL1 or XTAL2 inputs. This signal can come from a crystal (connected between XTAL1 and XTAL2) or from a PLL/clock generator circuit (connected to XTAL1 with XTAL2 grounded). The frequency accuracy must be within 100 ppm.



The driver output power level of the SN65HVD64 device can be adjusted through use of the RES pin. To align with AISG requirements, a nominal power level of 3 dBm should be configured by connecting a $4.1-k\Omega$ resistor between RES and BIAS and a $10-k\Omega$ resistor between RES and GND. $\boxed{8}$ 9-3 shows an example schematic.




图 9-3. SN65HVD64 Schematic

9.2.3 Application Curve

§ 9-4 shows the application curve for the SN65HVD64 device.




图 9-4. SN65HVD64 Application Curve

ZHCSL88 - OCTOBER 2020



10 Power Supply Recommendations

The SN65HVD64 device has two power supply pins: V_{CC} , which provides power to the analog circuitry, and VL, which is a logic supply. V_{CC} should be operated from 3 V to 5.5 V, while VL can range from 1.6 V to 5.5 V to interface to different logic levels. Power supply decoupling capacitances of at least 0.1 μ F should be placed as close as possible to each power supply pin.

Submit Document Feedback

Product Folder Links: SN65HVD64



11 Layout

11.1 Layout Guidelines

Best practices for high-speed PCB design should be observed because the coax interface to the SN65HVD64 device operates at RF. The RF signaling traces should have a controlled characteristic impedance that is well-matched to the coaxial line. A continuous reference plane should be used to avoid impedance discontinuities. Power and ground distribution should be done through planes rather than traces to decrease series resistance and increase the effective decoupling capacitance on the power rails.

11.2 Layout Example




图 11-1. SN65HVD64 Layout



12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

12.1 Documentation Support

12.1.1 Related Documentation

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

AISG® is a registered trademark of Antenna Interface Standards Group, Ltd.

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN65HVD64



www.ti.com 5-Mar-2025

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN65HVD64RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	Call TI NIPDAU	Level-2-260C-1 YEAR	-40 to 120	HVD64	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
 Reference JEDEC registration MO-220



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司