





ZHCSSO9D - AUGUST 2003 - REVISED JANUARY 2024





SN74AHC1G04-Q1

# SN74AHC1G04-Q1汽车类单路反相门

# 1 特性

- 符合汽车应用要求
- 工作电压范围为 2V 至 5.5V
- 5V 下的输出驱动为 ±8mA
- 闩锁性能超过 250mA,符合 JESD 17 规范

# 2 应用

- 启用或禁用数字信号
- 控制指示灯 LED
- 通信模块和系统控制器之间的转换

# 3 说明

SN74AHC1G04-Q1 包含一个反相门。该器件执行布尔函数  $Y = \overline{A}$ 。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>	封装尺寸 <sup>(3)</sup>
SN74AHC1G04-	DBV ( SOT-23 , 5 )	2.90 x 2.8mm	2.9mm × 1.6mm
Q1	DCK ( SC70 , 5 )	2mm × 2.1mm	2mm x 1.25mm

- (1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。
- (2) 封装尺寸(长 x 宽)为标称值,并包括引脚(如适用)。
- (3) 封装尺寸(长x宽)为标称值,不包括引脚。



English Data Sheet: SCLS540



# **Table of Contents**

1 特性 1	7.3 Device Functional Modes	8
2 应用1	8 Application and Implementation	9
3 说明1	8.1 Application Information	9
4 Pin Configuration and Functions3	8.2 Typical Application	
5 Specifications4	8.3 Power Supply Recommendations	11
5.1 Absolute Maximum Ratings4	8.4 Layout	11
5.2 ESD Ratings4	9 Device and Documentation Support	
5.3 Recommended Operating Conditions4	9.1 Documentation Support	13
5.4 Thermal Information5	9.2 接收文档更新通知	
5.5 Electrical Characteristics5	9.3 支持资源	13
5.6 Switching Characteristics, V <sub>CC</sub> = 3.3 V ± 0.3 V5	9.4 Trademarks	13
5.7 Switching Characteristics, V <sub>CC</sub> = 5 V ± 0.5 V5	9.5 静电放电警告	13
5.8 Operating Characteristics6	9.6 术语表	13
6 Parameter Measurement Information7	10 Revision History	13
7 Detailed Description8	11 Mechanical, Packaging, and Orderable	
7.1 Overview8	Information	14
7.2 Functional Block Diagram8		



# **4 Pin Configuration and Functions**




图 4-1. DBV or DCK Package (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME	IIPE	DESCRIPTION
1	NC	_	No Connection
2	A	I	Input A
3	GND	_	Ground Pin
4	Y	0	Output Y
5	V <sub>CC</sub>	_	Power Pin



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through each V <sub>CC</sub> or C		±50	mA	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under #5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 5.2 ESD Ratings

			VALUE	UNIT
		Human-Body Model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5			
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85			
		V <sub>CC</sub> = 2 V		0.5		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9	V	
		V <sub>CC</sub> = 5.5 V				
VI	Input voltage	0	5.5	V		
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 2 V		-50	μΑ	
I <sub>OH</sub>	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8	ША	
		V <sub>CC</sub> = 2 V		50	μΑ	
I <sub>OL</sub>	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		8	ША	
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V		100	nc/\/	
ΔυΔν	input transition rise of fall fate	Input transition rise or fall rate $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			ns/V	

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
-	Γ <sub>A</sub> Operating free-air temperature	-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

#### 5.4 Thermal Information

		SN74AH0		
	THERMAL METRIC <sup>(1)</sup>	DBV	DCK	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	278	289.2	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### 5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	Т,	<sub>A</sub> = 25°C		MIN	MAX	UNIT		
PARAMETER	TEST CONDITIONS	RAMETER TEST CONDITIONS	PARAMETER TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	IVIIIN	IVIAA	UNII
V <sub>OH</sub>		2 V	1.9	2		1.9				
	$I_{OH} = -50 \mu A$	3 V	2.9	3		2.9				
		4.5 V	4.4	4.5		4.4		V		
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48				
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8				
	Ι <sub>ΟΗ</sub> = 50 μΑ	2 V			0.1		0.1			
		3 V			0.1		0.1			
V <sub>OL</sub>		4.5 V			0.1		0.1	V		
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5			
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5			
II	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μΑ		
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			1		20	μA		
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2	10		10	pF		

# 5.6 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit And Voltage Waveforms)

PARAMETER	FROM	то	OUTPUT	JTPUT T <sub>A</sub> = 25°C MIN N		MAX	UNIT						
PARAMETER	(INPUT)	(INPUT) (OUTPUT)	CAPACITANCE	MIN	TYP	MAX	IVIIIN	IVIAA	ONII				
t <sub>PLH</sub>	^	<b>V</b>	C = 50 pE		7.5	10.6	1	14.5	ns				
t <sub>PHL</sub>		Y	Y	Y	Y	C <sub>L</sub> = 50 pF	C <sub>L</sub> = 50 pF		7.5	10.6	1	14.5	115

# 5.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

Copyright © 2024 Texas Instruments Incorporated

over recommended operating free-air temperature range (unless otherwise noted) (see Load Circuit And Voltage Waveforms)

PARAMETER	FROM	то	LOAD	-	Γ <sub>A</sub> = 25°C		MIN	MAX	UNIT
	PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX		N MAX
t <sub>PLH</sub>	۸	V	C <sub>1</sub> = 50 pF		5.3	7.5	1	10	ns
t <sub>PHL</sub>		Y	CL = 50 pr		5.3	7.5	1	10	115

Product Folder Links: SN74AHC1G04-Q1



# **5.8 Operating Characteristics**

 $V_{CC}$  = 5 V,  $T_A$  = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	No load, f = 1 MHz	12	pF

English Data Sheet: SCLS540



#### **6 Parameter Measurement Information**




图 6-1. Load Circuit And Voltage Waveforms

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

提交文档反馈

7



# 7 Detailed Description

# 7.1 Overview

The SN74AHC1G04 device contains one inverter gate. The device performs the Boolean function  $Y = \overline{A}$ .

This single gate inverter has Schmitt-Trigger action on its input, allowing for slower rise and fall times and some noise rejection. This is not a true Schmitt-Trigger, so there is a limit on rise and fall times.

## 7.2 Functional Block Diagram



图 7-1. Logic Diagram (Positive Logic)

#### 7.3 Device Functional Modes

表 7-1. Function Table

INPUT <sup>(1)</sup> A	OUTPUT <sup>(2)</sup>
Н	L
L	Н

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State



# 8 Application and Implementation

## 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

In this application, three 2-input AND gates are combined to produce a 4-input AND gate function as shown in Typical Application Block Diagram. The fourth gate can be used for another application in the system, or the inputs can be grounded and the channel left unused.

The SN74AHC1G04-Q1 is used to directly control the RESET pin of a motor controller. The controller requires four input signals to all be HIGH before being enabled, and should be disabled in the event that any one signal goes LOW. The 4-input AND gate function combines the four individual reset signals into a single active-low reset signal.

# 8.2 Typical Application




图 8-1. Typical Application Block Diagram

#### 8.2.1 Design Requirements

#### 8.2.1.1 Power Considerations

Copyright © 2024 Texas Instruments Incorporated

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74AHC1G04-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHC1G04-Q1 plus the maximum supply current, I<sub>CC</sub>, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

*提交文档反馈* 

English Data Sheet: SCLS540



The SN74AHC1G04-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74AHC1G04-Q1 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in the *CMOS Power Consumption* and *Cpd Calculation* application note.

Thermal increase can be calculated using the information provided in the *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note.

#### 小心

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 8.2.1.2 Input Considerations

Input signals must cross  $V_{IL(max)}$   $V_{t-(min)}$  to be considered a logic LOW, and  $V_{IH(min)}$   $V_{t+(max)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHC1G04-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74AHC1G04-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

The SN74AHC1G04-Q1 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the  $\Delta V_{T(min)}$  in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than  $V_{CC}$  or ground is plotted in the *Typical Characteristics*.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

# 8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Open-drain outputs can be connected together directly to produce a wired-AND configuration or for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

#### 8.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the Layout section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74AHC1G04-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)}) \Omega$ , so that the maximum output current from the Absolute Maximum Ratings is not violated. Most CMOS inputs have a resistive load measured in  $M\Omega$ ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.

#### 8.2.3 Application Curves




图 8-2. Application Timing Diagram

#### 8.3 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Load Circuit And Voltage Waveforms table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μF is recommended. If there are multiple V<sub>CC</sub> pins, 0.01 μF or 0.022 μF is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

## 8.4 Layout

#### 8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used). Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.

Product Folder Links: SN74AHC1G04-Q1

提交文档反馈



# 8.4.1.1 Layout Example




图 8-3. Example Layout for the SN74AHC1G04-Q1

# 9 Device and Documentation Support

## 9.1 Documentation Support

#### 9.1.1 Related Documentation

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### 表 9-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74AHC1G04-Q1	Click here	Click here	Click here	Click here	Click here	

#### 9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 9.3 支持资源

TI E2E<sup>™</sup> 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

#### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

# 9.6 术语表

TI术语表

本术语表列出并解释了术语、首字母缩略词和定义。

#### 10 Revision History

# 

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

13



# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 27-Sep-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
1A1G04QDBVRG4Q1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	A04S	Samples
CAHC1G04QDCKRG4Q1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(ACS, ACU)	Samples
SN74AHC1G04QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(38DH, A04S)	Samples
SN74AHC1G04QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ACS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

# **PACKAGE OPTION ADDENDUM**

www.ti.com 27-Sep-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74AHC1G04-Q1:

Catalog : SN74AHC1G04

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Dec-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
1A1G04QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
CAHC1G04QDCKRG4Q1	SC70	DCK	5	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
SN74AHC1G04QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3



www.ti.com 18-Dec-2024



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
1A1G04QDBVRG4Q1	SOT-23	DBV	5	3000	202.0	201.0	28.0
CAHC1G04QDCKRG4Q1	SC70	DCK	5	3000	200.0	183.0	25.0
SN74AHC1G04QDBVRQ1	SOT-23	DBV	5	3000	202.0	201.0	28.0





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side






NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司