SDFS010A - MARCH 1987 - REVISED OCTOBER 1993

- 3-State Outputs Drive Bus Lines Directly
- Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs


description

These octal bus transceivers are designed for asynchronous communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.


The SN74F245 is available in Tl's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54F245 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74F245 is characterized for operation from 0°C to 70°C.

SN54F245 . . . J PACKAGE SN74F245 . . . DB, DW, OR N PACKAGE (TOP VIEW)



SN54F245 . . . FK PACKAGE (TOP VIEW)




FUNCTION TABLE

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

logic symbol†

OE G3 3EN1[BA] 3EN2[AB] 18 **B**1 \triangleright 2♡ 17 **A2 B2** 16 **A3 B3** 15 Α4 В4 14 **B5** Α5 13 **B6** A6 12 Α7 **B7** 11 **A8 B8**

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (except I/O port	s) (see Note 1)	–1.2 V to 7 V
Input current range		30 mA to 5 mA
Voltage range applied to any output in t	the disabled or power-off state	te0.5 V to 5.5 V
Voltage range applied to any output in t	the high state	0.5 V to V _{CC}
Current into any output in the low state:	: SN54F245 (A1 thru A8)	40 mA
	SN54F245 (B1 thru B8)	96 mA
	SN74F245 (A1 thru A8)	48 mA
	SN74F245 (B1 thru B8)	128 mA
Operating free-air temperature range:	SN54F245	–55°C to 125°C
	SN74F245	0°C to 70°C
Storage temperature range		–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SDFS010A - MARCH 1987 - REVISED OCTOBER 1993

recommended operating conditions

			S	N54F24	5	S	N74F245	5	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.8			0.8	V
ΙΙΚ	Input clamp current				-18			-18	mA
lau	High-level output current	A1 thru A8			-3			-3	mA
IOH	r ligh-level output current	B1 thru B8			- 12			- 15	IIIA
lo:	Low-level output current	A1 thru A8			20			24	mA
IOL	Low-level output current	B1 thru B8			48			64	IIIA
T _A	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA.	DAMETER	TEST	CONDITIONS	S	N54F24	5	S	N74F245	5	LINUT	
PA	RAMETER	TEST	CONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
٧IK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
	A1 thru A8	V _{CC} = 4.5 V	I _{OH} = - 1 mA	2.5	3.4		2.5	3.4			
	AT tillu Ao	VCC = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3			
∨он	B1 thru B8	V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2					V	
	BT tilla Bo	VCC = 4.5 V	$I_{OH} = -15 \text{ mA}$				2	3.1			
	Any output	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7				
	A1 thru A8	V _{CC} = 4.5 V	$I_{OL} = 20 \text{ mA}$		0.3	0.5					
VOL	AT tillu Ao	VCC = 4.5 V	$I_{OL} = 24 \text{ mA}$					0.35	0.5	V	
I VOL	B1 thru B8	V _{CC} = 4.5 V	$I_{OL} = 48 \text{ mA}$		0.38	0.55					
	BT tilla Bo	VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$					0.42	0.55		
11	A and B	V _{CC} = 5.5 V	V _I = 5.5 V			1			1	mA	
<u>'</u>	DIR, OE	VCC = 3.5 V	V _I = 7 V			0.1			0.1	ША	
,+	A and B	V _{CC} = 5.5 V,	V _I = 2.7 V			70			70	μΑ	
¹IH [‡]	DIR, OE	VCC = 3.5 v,	V - 2.1 V			20			20	μΑ	
1 +	A and B	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.65			-0.65	mA	
I _{IL} ‡	DIR, OE	VCC = 3.5 V,	V = 0.5 V			- 1.2			- 1.2	ША	
los§	A1 thru A8	V _{CC} = 5.5 V,	V _O = 0	-60		-150	-60		-150	mA	
1053	B1 thru B8	VCC = 3.3 v,	VO - 0	-100		-225	-100		-225	ША	
			Outputs high		70	90		70	90		
ICC		$V_{CC} = 5.5 \text{ V}$	Outputs low		95	120		95	120	mA	
			Outputs disabled		85	110		85	110		



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SN54F245, SN74F245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDFS010A - MARCH 1987 - REVISED OCTOBER 1993

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _I R _I	CC = 5 V _ = 50 p _ = 500 s _ = 25°C	F, Ω,	C _L R _L	= 50 pF = 500 Ω		V,	UNIT
				′F245		SN54	F245	SN74	F245	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1.7	3.8	6	1.2	7.5	1.7	7	ns
t _{PHL}	AOIB	BOIA	1.7	4.2	6	1.2	7.5	1.7	7	115
^t PZH	ŌĒ	A or B	2.2	4.9	7	1.7	9	2.2	8	ns
t _{PZL}	OE	AOIB	2.7	5.6	8	2.2	10	2.7	9	115
^t PHZ	ŌĒ	A or B	2.2	4.6	6.5	1.7	9	2.2	7.5	ns
t _{PLZ}	OL .	AUID	1.2	4.6	6.5	1.2	10	1.2	7.5	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.





www.ti.com

19-Jan-2025

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
85511012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	85511012A SNJ54F 245FK	Samples
8551101RA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8551101RA SNJ54F245J	Samples
8551101SA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8551101SA SNJ54F245W	Samples
JM38510/34803B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 34803B2A	Samples
JM38510/34803BRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 34803BRA	Samples
JM38510/34803BSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 34803BSA	Samples
M38510/34803B2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 34803B2A	Samples
M38510/34803BRA	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 34803BRA	Samples
M38510/34803BSA	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 34803BSA	Samples
SN54F245J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54F245J	Samples
SN74F245DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F245	Samples
SN74F245DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	0 to 70	F245	
SN74F245DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	F245	Sample
SN74F245N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74F245N	Sample
SN74F245NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74F245N	Sample
SN74F245NSR	ACTIVE	SOP	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74F245	Sample
SNJ54F245FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	85511012A SNJ54F 245FK	Sample

PACKAGE OPTION ADDENDUM

www.ti.com 19-Jan-2025

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54F245J	ACTIVE	CDIP	J	20	20	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8551101RA SNJ54F245J	Samples
SNJ54F245W	ACTIVE	CFP	W	20	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8551101SA SNJ54F245W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 19-Jan-2025

OTHER QUALIFIED VERSIONS OF SN54F245, SN74F245:

● Catalog : SN74F245

● Military : SN54F245

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74F245DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74F245DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74F245NSR	SOP	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1



www.ti.com 7-Dec-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F245DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74F245DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74F245NSR	SOP	NS	20	2000	367.0	367.0	45.0





www.ti.com 7-Dec-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
85511012A	FK	LCCC	20	55	506.98	12.06	2030	NA
8551101SA	W	CFP	20	25	506.98	26.16	6220	NA
JM38510/34803B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
JM38510/34803BSA	W	CFP	20	25	506.98	26.16	6220	NA
M38510/34803B2A	FK	LCCC	20	55	506.98	12.06	2030	NA
M38510/34803BSA	W	CFP	20	25	506.98	26.16	6220	NA
SN74F245N	N	PDIP	20	20	506	13.97	11230	4.32
SN74F245NE4	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54F245FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54F245W	W	CFP	20	25	506.98	26.16	6220	NA



SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated