

SN74LVC2G08-Q1 双路 2 输入正与门

1 特性

- 具有符合 AEC-Q100 标准的下列特性：
 - 器件温度 1 级：-40°C 至 +125°C 环境工作温度范围 (DCU 封装)
 - 器件温度等级 3：-40°C 至 +85°C 环境工作温度范围 (DCT 封装)
- 支持 5V V_{CC} 运行
- 输入电压高达 5.5V
- 低功耗， I_{CC} 最大值为 10 μA
- 电压为 3.3V 时，输出驱动为 $\pm 24mA$
- I_{off} 支持局部断电模式运行
- 可作为下行转换器，将最高 5.5V 的输入电压下行转换至 V_{CC} 电平。
- 闩锁性能超过 100mA，符合 JEDEC 78 II 类规范的要求

2 应用

- 将多个电源轨的电源正常信号相结合
- 在条件为真时传递信号
- 将低电平有效误差信号进行结合

3 说明

按照设计，此双路双输入正与门可在 1.65V 至 5.5V V_{CC} 电压下运行。

SN74LVC2G08-Q1 以正逻辑执行布尔函数 $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ 。

该器件完全符合使用 I_{off} 的部分断电应用的规范要求。 I_{off} 电路禁用输出，从而可防止其断电时破坏性电流从该器件回流。

器件信息 (1)

器件型号	封装	封装尺寸 (标称值)
SN74LVC2G08DCT-Q1	SM8 (8)	2.95mm x 2.80mm
SN74LVC2G08DCU-Q1	VSSOP (8)	2.30mm x 2.00mm




图 3-1. 逻辑图 (正逻辑)



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

English Data Sheet: [SCES557](#)

Table of Contents

1 特性	1	9.3 Feature Description.....	9
2 应用	1	9.4 Device Functional Modes.....	10
3 说明	1	10 Application and Implementation	11
4 Revision History	2	10.1 Application Information.....	11
5 Pin Configuration and Functions	3	10.2 Typical Application.....	11
6 Specifications	4	11 Application Curves	12
6.1 Absolute Maximum Ratings.....	4	12 Power Supply Recommendations	12
6.2 ESD Ratings.....	4	13 Layout	12
6.3 Recommended Operating Conditions.....	5	13.1 Layout Guidelines.....	12
6.4 Thermal Information.....	5	13.2 Layout Example.....	12
6.5 Electrical Characteristics.....	6	14 Device and Documentation Support	13
6.6 Switching Characteristics.....	6	14.1 Receiving Notification of Documentation Updates..	13
6.7 Operating Characteristics.....	6	14.2 Support Resources.....	13
7 Typical Characteristics	7	14.3 Trademarks.....	13
8 Parameter Measurement Information	8	14.4 Glossary.....	13
9 Detailed Description	9	14.5 Electrostatic Discharge Caution.....	13
9.1 Overview.....	9	15 Mechanical, Packaging, and Orderable Information	13
9.2 Functional Block Diagram.....	9		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision D (March 2010) to Revision E (October 2020)	Page
• 更新了整个文档的表、图和交叉参考的编号格式.....	1
• 在特性部分中，删除了 $V_{CC} = 3.3V$ 、 $T_A = 25^\circ C$ 时 V_{OLP} (输出接地反弹) 典型值小于 0.8V.....	1
• 在特性部分中，删除了 $V_{CC} = 3.3V$ 、 $T_A = 25^\circ C$ 时 V_{OHV} (输出 V_{OHV} 下冲) 典型值大于 2V.....	1
• 删除了说明部分的订购信息表.....	1
• 向说明部分添加了器件信息表.....	1
• 向说明部分添加了逻辑图(正逻辑)图.....	1
• Added the <i>Pin Configuration and Functions</i> section.....	3
• Added SN74LVC2G08DCT-Q1 and SN74LVC2G08DCU-Q1 minimum and maximum operating free-air temperature ranges to the <i>Recommended Operating Conditions</i> section.....	5
• Added the T_A temperature ranges (-40°C to 85°C and -40°C to 125°C) for the t_{pd} parameter to the <i>Switching Characteristics</i> section	6
• Added the <i>Typical Characteristics</i> section.....	7
• Added the <i>Overview</i> section.....	9
• Added the <i>Functional Block Diagram</i> section.....	9
• Added the <i>Features Description</i> section.....	9
• Added the <i>Device Functional Modes</i> section.....	10
• Added the <i>Application and Implementation</i> section.....	11
• Added the <i>Application Information</i> section.....	11
• Added the <i>Power Supply Recommendations</i> section.....	12
• Added the <i>Layout</i> section.....	12
• Added the <i>Layout Guidelines</i> section.....	12
• Added the <i>Layout Example</i> section.....	12
• Updated the <i>Device and Documentation Support</i> section.....	13

5 Pin Configuration and Functions




图 5-1. DCT Package
8-Pin SM8
Top View




图 5-2. DCU Package
8-Pin VSSOP
Top View

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
1A	1	I	Channel 1 logic input
1B	2	I	Channel 1 logic input
1Y	7	O	Logic level output
2A	5	I	Channel 2 logic input
2B	6	I	Channel 2 logic input
2Y	3	O	Logic level output
GND	4	—	Ground
V _{CC}	8	—	Power Supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage range	- 0.5	6.5	V
V_I	Input voltage range ⁽¹⁾	- 0.5	6.5	V
V_O	Voltage range applied to any output in the high-impedance or power-off state ⁽¹⁾	- 0.5	6.5	V
V_O	Voltage range applied to any output in the high or low state ^{(1) (2)}	- 0.5	$V_{CC} + 0.5$	V
I_{IK}	Input clamp current		- 50	mA
I_{OK}	Output clamp current		- 50	mA
I_O	Continuous output current		± 50	mA
	Continuous current through V_{CC} or GND		± 100	mA
T_J	Junction temperature		150	°C
T_{stg}	Storage temperature range	- 65	150	°C

(1) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(2) The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	± 2000
		Charged device model (CDM), per AEC Q100-011	± 1000

(1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage	Operating	1.65	5.5	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		V
		V _{CC} = 2.3 V to 2.7 V	1.7		
		V _{CC} = 3 V to 3.6 V	2		
		V _{CC} = 4.5 V to 5.5 V	0.7 × V _{CC}		
V _{IL}	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V	0.35 × V _{CC}		V
		V _{CC} = 2.3 V to 2.7 V	0.7		
		V _{CC} = 3 V to 3.6 V	0.8		
		V _{CC} = 4.5 V to 5.5 V	0.3 × V _{CC}		
V _I	Input voltage		0	5.5	V
V _O	Output voltage		0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 1.65 V	- 4		mA
		V _{CC} = 2.3 V	- 8		
		V _{CC} = 3 V	- 16		
		V _{CC} = 4.5 V	- 24		
I _{OL}	Low-level output current	V _{CC} = 1.65 V	4		mA
		V _{CC} = 2.3 V	8		
		V _{CC} = 3 V	16		
		V _{CC} = 4.5 V	24		
Δ t/ Δ v	Input transition rise or fall rate	V _{CC} = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V	20		ns/V
		V _{CC} = 3.3 V ± 0.3 V	10		
		V _{CC} = 5 V ± 0.5 V	5		
T _A	Operating free-air temperature	SN74LVC2G08DCU-Q1	- 40	125	°C
		SN74LVC2G08DCT-Q1	- 40	85	

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	SN74LVC2G08-Q1		UNIT
	DCT (SM8)	DCU (VSSOP)	
	8 PINS	8 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	220	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	117.2	°C/W
R _{θ JB}	Junction-to-board thermal resistance	100	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	42.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	98.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	I _{OH} = -100 µA	1.65 V to 5.5 V	V _{CC}	- 0.1		V
	I _{OH} = -4 mA	1.65 V		1.2		
	I _{OH} = -8 mA	2.3 V		1.9		
	I _{OH} = -16 mA			2.4		
	I _{OH} = -24 mA	3 V		2.3		
	I _{OH} = -32 mA	4.5 V		3.8		
V _{OL}	I _{OL} = 100 µA	1.65 V to 5.5 V		0.1		V
	I _{OL} = 4 mA	1.65 V		0.45		
	I _{OL} = 8 mA	2.3 V		0.3		
	I _{OL} = 16 mA		3 V	0.4		
	I _{OL} = 24 mA			0.55		
	I _{OL} = 32 mA	4.5 V		0.55		
I _I	A or B inputs	V _I = 5.5 V or GND	0 to 5.5 V		±5	µA
I _{off}		V _I or V _O = 5.5 V	0		±10	µA
I _{CC}		V _I = 5.5 V or GND, I _O = 0	1.65 V to 5.5 V		10	µA
Δ I _{CC}		One input at V _{CC} = 0.6 V, Other inputs at V _{CC} or GND, T _A = -40°C to 85°C	3 V to 5.5 V		500	µA
C _i		V _I = V _{CC} or GND, T _A = -40°C to 85°C	3.3 V		5	pF

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

6.6 Switching Characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A	V _{CC}	MIN	MAX	UNIT
t _{pd}	A or B	Y	-40°C to 85°C	V _{CC} = 1.8 V ± 0.15 V	2.6	9	ns
				V _{CC} = 2.5 V ± 0.2 V	1	5.1	
				V _{CC} = 3.3 V ± 0.3 V	1	4.7	
				V _{CC} = 5 V ± 0.5 V	1	3.8	
			-40°C to 125°C	V _{CC} = 1.8 V ± 0.15 V	2.6	9.8	
				V _{CC} = 2.5 V ± 0.2 V	1	5.8	
				V _{CC} = 3.3 V ± 0.3 V	1	5.3	
				V _{CC} = 5 V ± 0.5 V	1	4.8	

6.7 Operating Characteristics

T_A = 25°C

PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	V _{CC} = 5 V	UNIT	
		TYP	TYP	TYP	TYP		
C _{pd}	Power dissipation capacitance	f = 10 MHz	17	17	17	20	pF

7 Typical Characteristics




图 7-1. t_{PD} Across Temperature at 3.3-V V_{CC}





图 7-2. t_{PD} Across V_{CC} at 25°C





8 Parameter Measurement Information



TEST	S_1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND

LOAD CIRCUIT

V_{CC}	INPUTS		V_M	V_{LOAD}	C_L	R_L	V_D
	V_I	t_r/t_f					
$1.8 \text{ V} \pm 0.15 \text{ V}$	V_{CC}	$\pm 2 \text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	1 kW	0.15 V
$2.5 \text{ V} \pm 0.2 \text{ V}$	V_{CC}	$\pm 2 \text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	500 W	0.15 V
$3.3 \text{ V} \pm 0.3 \text{ V}$	3 V	$\pm 2.5 \text{ ns}$	1.5 V	6 V	50 pF	500 W	0.3 V
$5 \text{ V} \pm 0.5 \text{ V}$	V_{CC}	$\pm 2.5 \text{ ns}$	$V_{CC}/2$	$2 \times V_{CC}$	50 pF	500 W	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR $\pm 10 \text{ MHz}$, $Z_o = 50 \text{ W}$.

D. The outputs are measured one at a time, with one transition per measurement.


图 8-1. Load Circuit and Voltage Waveforms

9 Detailed Description

9.1 Overview

The SN74LVC2G08-Q1 device contains two 2-input positive AND gates and performs the Boolean function $Y = A \bullet B$ or $Y = \overline{A} + \overline{B}$. This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term "balanced" indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

9.3.2 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ($R = V \div I$).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in [Implications of Slow or Floating CMOS Inputs](#).

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors, however a 10-k Ω resistor is recommended and will typically meet all requirements.

9.3.3 Clamp Diode Structure

The inputs and outputs to this device have negative clamping diodes only as depicted in [图 9-1](#).

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 9-1. Electrical Placement of Clamping Diodes for Each Input and Output

9.3.4 Partial Power Down (I_{off})

This device includes circuitry to disable all outputs when the supply pin is held at 0 V. When disabled, the outputs will neither source nor sink current, regardless of the input voltages applied. The amount of leakage current at each output is defined by the I_{off} specification in the *Electrical Characteristics* table.

9.4 Device Functional Modes

表 9-1 lists the functional modes of the SN74LVC2G08-Q1.

表 9-1. Function Table

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LVC2G08-Q1 is a high-drive CMOS device that can be used for implementing AND logic with a high output drive, such as an LED application. It can produce 24 mA of drive current at 3.3 V, making it ideal for driving multiple outputs and good for high-speed applications up to 100 MHz. The inputs are 5.5-V tolerant allowing it to translate down to V_{CC} .

10.2 Typical Application




图 10-1. Typical Application

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions must be considered to prevent ringing.

10.2.1.1 Detailed Design Procedure

1. Recommended Input Conditions

- Rise time and fall time specs. See ($\Delta t/\Delta V$) in the [Recommended Operating Conditions](#) table.
- Specified high and low levels. See (V_{IH} and V_{IL}) in the [Recommended Operating Conditions](#) table.
- Inputs are overvoltage tolerant allowing them to go as high as (V_I maximum) in the [Recommended Operating Conditions](#) table at any valid V_{CC} .

2. Recommended Output Conditions

- Load currents must not exceed (I_O maximum) per output and must not exceed total current (continuous current through V_{CC} or GND) for the part. These limits are located in the [Recommended Operating Conditions](#) table.
- Outputs must not be pulled above V_{CC} in normal operating conditions.

11 Application Curves




图 11-1. I_{CC} vs Frequency

12 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions* table. Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a $0.1\text{-}\mu\text{F}$ capacitor is recommended and if there are multiple V_{CC} pins then $0.01\text{-}\mu\text{F}$ or $0.022\text{-}\mu\text{F}$ capacitor is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. $0.1\text{-}\mu\text{F}$ and $1\text{-}\mu\text{F}$ capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results

13 Layout

13.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient.

13.2 Layout Example



图 13-1. Layout Example

14 Device and Documentation Support

14.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

14.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

14.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

14.4 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

14.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN74LVC2G08IDCTRQ1	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C08 Z
SN74LVC2G08IDCTRQ1.B	Active	Production	SSOP (DCT) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	C08 Z
SN74LVC2G08QDCURQ1	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HLRQ
SN74LVC2G08QDCURQ1.B	Active	Production	VSSOP (DCU) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HLRQ

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC2G08-Q1 :


- Catalog : [SN74LVC2G08](#)
- Enhanced Product : [SN74LVC2G08-EP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications


TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G08QDCURQ1	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G08QDCURQ1	VSSOP	DCU	8	3000	183.0	183.0	20.0



PACKAGE OUTLINE

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.

EXAMPLE BOARD LAYOUT



DCT0008A

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4220784/D 10/2025

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCT0008A

SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4220784/D 10/2025

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

DCU0008A



VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-187 variation CA.

EXAMPLE BOARD LAYOUT


DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4225266/A 09/2014

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 25X

4225266/A 09/2014

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月