

 $\overline{\mathbf{R}}$ Now

[TL16C750E](http://www.ti.com.cn/product/cn/tl16c750e?qgpn=tl16c750e) ZHCSKJ6 –DECEMBER 2019

具有 **128** 字节 **FIFO** 的 **TL16C750E UART**

Technical [Documents](http://www.ti.com.cn/product/cn/TL16C750E?dcmp=dsproject&hqs=td&#doctype2)

1 特性

- 支持 1.62V 至 5.5V 的宽电源电压范围
	- 5V 和 3.3V 时为 6Mbps (48MHz 振荡器输入时钟)
	- 5V 和 3.3V 时为 3Mbps (48MHz 振荡器输入时钟)
	- 3.3V 时为 2Mbps (32MHz 振荡器输入时钟)
	- 2.5V 时为 1.5Mbps (24MHz 振荡器输入时钟)
	- 1.8V 时为 1Mbps (16MHz 振荡器输入时钟)
- 额定运行温度范围为 –40°C 至 105°C
- 128 字节发送或接收 FIFO
- 6 位分数波特率分频器
- 可通过软件选择的波特率发生器
- 用于 DMA、中断生成以及软件或硬件流控制的可 编程且可选的发送和接收 FIFO 触发电平
- 软件/硬件流控制
	- 可编程的 Xon 和 Xoff 字符,可选"Xon 任意" (Xon Any) 字符
	- 可编程的自动 RTS 和自动 CTS 调制解调器控 制功能(CTS、RTS、DSR、DTR、RI 和 CD)
- 用于接收和传输的数据的 DMA 信号功能
- RS-485 模式支持
- • 红外数据协会 (IrDA) 功能
- 可编程睡眠模式
- 可编程串行接口特性
	- 5、6、7 或 8 位字符,可生成 1、1.5 或 2 个停 止位
	- 偶校验、奇校验或无奇偶校验位生成与检测
- 错误启动位和线路中断检测
- 内部测试和环回功能
- **2** 应用
- 工业计算
- [通信设备](http://www.ti.com.cn/zh-cn/applications/communications-equipment/overview.html)
- 白色家电

3 说明

Tools & **[Software](http://www.ti.com.cn/product/cn/TL16C750E?dcmp=dsproject&hqs=sw&#desKit)**

TL16C750E 是一款单路通用异步接收器发送器 (UART),具有 128 字节 FIFO、分数波特率支持、自 动硬件和软件流控制功能以及高达 6Mbps 的数据速 率。该器件具备增强 功能, 如分数波特率和传输字符 控制寄存器 (TCR), 该寄存器存储接收到的 FIFO 阈值 水平,以便在硬件和软件流控制期间自动启动或停止传 输,而无需 CPU 干预。

Support & **[Community](http://www.ti.com.cn/product/cn/TL16C750E?dcmp=dsproject&hqs=support&#community)**

 22

利用 FIFO RDY 寄存器, 软件可以获取 TXRDY 或 RXRDY 的状态,而无需额外使用 GPIO。片上状态寄 存器可为用户提供错误指示、运行状态以及调制解调器 接口控制。可根据用户要求定制系统中断。内部环回功 能支持板上诊断。TL16C750E 整合了 UART 的功 能,UART 具有其自己的寄存器组和 FIFO。

该版本包含替代功能寄存器 (AFR), 用于启用 TL16C750 版本以外的某些其他功能。一项附加功能是 IrDA 模式, 它支持标准 IrDA (SIR) 模式, 其波特率为 2400 至 115.2kbps。第三项附加功能是通过在每个通 道上提供一个输出引脚 (DTRx) 来支持 RS-485 总线驱 动器或收发器,对该引脚进行了定时,只要有传输数据 待处理, 就使 RS-485 驱动器保持启用状态。

器件信息**[\(1\)](#page-0-0)**

器件型号	封装	封装尺寸 (标称值)				
TL16C750E	TQFP (48)	7.00 mm \times 7.00 mm				

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

Texas
Instruments

www.ti.com.cn

目录

4 修订历史记录

5 说明 (续)

UART 功能也称作异步通信元件 (ACE), 这两个术语可互换使用。本文档主要介绍每个 ACE 的行为并让读者了解 TL16C750E 器件中整合了两个此类器件。

6 Pin Configuration and Functions

N.C. – No internal connection

[TL16C750E](http://www.ti.com.cn/product/cn/tl16c750e?qgpn=tl16c750e) ZHCSKJ6 –DECEMBER 2019 **www.ti.com.cn**

Texas
Instruments

Pin Functions

Pin Functions (continued)

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the [Semiconductor](http://www.ti.com/cn/lit/pdf/spra953) and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

Electrical Characteristics (continued)

7.6 Timing Requirements

 $T_A = -40^{\circ}$ C to 105°C, V_{CC} = 1.8 V to 5 V ±10% (unless otherwise noted)

Copyright © 2019, Texas Instruments Incorporated

Timing Requirements (continued)

 $T_A = -40^{\circ}$ C to 105°C, V_{CC} = 1.8 V to 5 V ±10% (unless otherwise noted)

Timing Requirements (continued)

 $T_A = -40^{\circ}$ C to 105°C, $V_{CC} = 1.8$ V to 5 V ±10% (unless otherwise noted)

EXAS STRUMENTS

7.7 Typical Characteristics

Tested as per electrical characteristics table

8 Parameter Measurement Information

图 **2. General Write Timing (IOR and IOW Mode, MODE = VCC)**

Parameter Measurement Information (接下页**)**

图 **4. General Read Timing (IOR and IOW Mode, MODE = VCC)**

EXAS NSTRUMENTS

Parameter Measurement Information (接下页**)**

图 **8. Receive Timing (IOR and IOW Mode, MODE = VCC)**

EXAS NSTRUMENTS

EXAS NSTRUMENTS

图 **13. Receive Timing in FIFO Mode (IOW Only Mode, MODE = GND)**

Parameter Measurement Information (接下页**)**

图 **16. Transmit Ready Timing in Non-FIFO Mode (IOR and IOW Mode, MODE = VCC)**

XAS **ISTRUMENTS**

图 **17. Transmit Ready Timing in Non-FIFO Mode (IOW Only Mode, MODE = GND)**

9 Detailed Description

9.1 Overview

The TL16C750E UART is pin-compatible with the TL16C550D UART in the PFB package. It provides more enhanced features. All additional features are provided through a special enhanced features register.

The TL16C750E UART performs serial-to-parallel conversion on data characters received from peripheral devices or modems and parallel-to-parallel conversion on data characters transmitted by the processor. The complete status of the TL16C750E UART can be read at any time during functional operation by the processor.

The UART transmits data sent to it from the peripheral 8-bit bus on the TX signal and receives characters on the RX signal. Characters can be programmed to be 5, 6, 7, or 8 bits. The UART has a 128-byte receive FIFO and transmit FIFO and can be programmed to interrupt at different trigger levels. The UART generates its own desired baud rate based upon a programmable divisor and its input clock. It can transmit even, odd, or no parity and 1-, 1.5-, or 2-stop bits. The receiver can detect break, idle or framing errors, FIFO overflow, and parity errors. The transmitter can detect FIFO underflow. The UART also contains a software interface for modem control operations, software flow control and hardware flow control capabilities.

9.2 Functional Block Diagrams

图 **18. TL16C750E Functional Block Diagram**

Functional Block Diagrams (接下页**)**

NOTE: The vote logic determines whether the RX data is a logic 1 or 0. It takes three samples of the RX line and uses a majority vote to determine the logic level received. The vote logic operates on all bits received.

图 **19. TL16C750E Functional Block Diagram – Control Blocks**

9.3 Feature Description

9.3.1 UART Modes

The TL16C750E UART can be placed in an alternate mode (FIFO mode) relieving the processor of excessive software overhead by buffering received and transmitted characters.

The TL16C750E UART has selectable hardware flow control and software flow control. Both schemes significantly reduce software overhead and increase system efficiency by automatically controlling serial data flow. Hardware flow control uses the RTS output and CTS input signals. Software flow control uses programmable Xon and Xoff characters.

9.3.2 Trigger Levels

The TL16C750E UART provides independent selectable and programmable trigger levels for both receiver and transmitter DMA and interrupt generation. After reset, both transmitter and receiver FIFOs are disabled and so, in effect, the trigger level is the default value of one byte. The selectable trigger levels are available through the FCR. The programmable trigger levels are available through the TLR.

Both the receiver and transmitter FIFOs can store up to 128 bytes (including three additional bits of error status per byte for the receiver FIFO) and have selectable or programmable trigger levels. Primary outputs RXRDY and TXRDY allow signaling of DMA transfers.

Feature Description (接下页**)**

注

When writing data into the transmit FIFO, the transmission starts immediately, which shifts the first element out of the FIFO. Depending on the speed of the processor, it may be possible to get a pulse on the $\overline{\text{TXRDY}}$ pin, since the level falls below the trigger threshold.

9.3.3 Hardware Flow Control

Hardware flow control is composed of auto-CTS and auto-RTS. Auto-CTS and auto-RTS can be enabled or disabled independently by programming EFR[7:6].

With auto-CTS, CTS must be active before the UART can transmit data. Auto-RTS only activates the RTS output when there is enough room in the FIFO to receive data and deactivates the RTS output when the RX FIFO is sufficiently full. The HALT and RESTORE trigger levels in the TCR determine the levels at which RTS is activated or deactivated. If both auto-CTS and auto-RTS are enabled, when RTS is connected to CTS, data transmission does not occur unless the receiver FIFO has empty space. Thus, overrun errors are eliminated during hardware flow control. If not enabled, overrun errors occur if the transmit data rate exceeds the receive FIFO servicing latency.

9.3.4 Auto-RTS

Auto-RTS data flow control originates in the receiver block (see 图 [18](#page-18-3)). 图 [20](#page-20-0) shows RTS functional timing. The receiver FIFO trigger levels used in Auto-RTS are stored in the TCR. RTS is active if the RX FIFO level is below the HALT trigger level in TCR[3:0]. When the receiver FIFO HALT trigger level is reached, RTS is deasserted. The sending device (for example, another UART) may send an additional byte after the trigger level is reached (assuming the sending UART has another byte to send) because it may not recognize the deassertion of RTS until it has begun sending the additional byte. RTS is automatically reasserted once the receiver FIFO reaches the RESUME trigger level programmed via TCR[7:4]. This reassertion allows the sending device to resume transmission.

A. N = receiver FIFO trigger level B.

B. The two blocks in dashed lines cover the case where an additional byte is sent as described in Auto-RTS.

图 **20. RTS Functional Timing**

9.3.5 Auto-CTS

The transmitter circuitry checks CTS before sending the next data byte. When CTS is active, the transmitter sends the next byte. To stop the transmitter from sending the following byte, CTS must be deasserted before the middle of the last stop bit that is currently being sent. The auto-CTS function reduces interrupts to the host system. When flow control is enabled, the CTS state changes and need not trigger host interrupts because the device automatically controls its own transmitter. Without auto-CTS, the transmitter sends any data present in the transmit FIFO and a receiver overrun error can result. 图 [21](#page-21-0) shows \overline{CTS} functional timing, and 图 [22](#page-21-1) shows an example of autoflow control.

Feature Description (接下页**)**

- A. When $\overline{\text{CTS}}$ is low, the transmitter keeps sending serial data out.
- B. When CTS goes high before the middle of the last stop bit of the current byte, the transmitter finishes sending the current byte, but it does not send the next byte.
- C. When CTS goes from high to low, the transmitter begins sending data again.

图 **21. CTS Functional Timing**

图 **22. Autoflow Control (Auto-RTS and Auto-CTS) Example**

9.3.6 Software Flow Control

Software flow control is enabled through the enhanced feature register and the modem control register. Different combinations of software flow control can be enabled by setting different combinations of EFR[3−0]. [表](#page-22-0) 1 shows software flow control options.

Two other enhanced features relate to software flow control:

- **Xon Any Function [MCR(5)**: Operation resumes after receiving any character after recognizing the Xoff character.
- **Special Character [EFR(5)]**: Incoming data is compared to Xoff2. Detection of the special character sets the Xoff interrupt [IIR(4)] but does not halt transmission. The Xoff interrupt is cleared by a read of the IIR. The special character is transferred to the RX FIFO.

表 **1. Software Flow Control Options EFR[3:0]**

When software flow control operation is enabled, the TL16C750E device compares incoming data with Xoff1 and Xoff2 programmed characters (in certain cases Xoff1 and Xoff2 must be received sequentially). (1) When an Xoff character is received, transmission is halted after completing transmission of the current character. Xoff character detection also sets IIR[4] and causes INT to go high (if enabled via IER[5]).

To resume transmission an Xon1 and Xon2 character must be received (in certain cases Xon1 and Xon2 must be received sequentially). When the correct Xon characters are received IIR[4] is cleared and the Xoff interrupt disappears.

注

If a parity, framing, or break error occurs while receiving a software flow control character, this character is treated as normal data and is written to the RCV FIFO.

Xoff1 and Xoff2 characters are transmitted when the RX FIFO has passed the programmed trigger level TCR[3:0].

Xon1 and Xon2 characters are transmitted when the RX FIFO reaches the trigger level programmed via TCR[7:4].

注

If, after an Xoff character has been sent, software flow control is disabled, the UART transmits Xon characters automatically to enable normal transmission to proceed. A feature of the TL16C750E UART design is that if the software flow combination (EFR[3:0]) changes after an Xoff has been sent, the originally programmed Xon is automatically sent. If the RX FIFO is still above the trigger level, the newly programmed Xoff1 or Xoff2 is transmitted.

The transmission of Xoff and Xon follows the exact same protocol as transmission of an ordinary byte from the FIFO. This means that even if the word length is set to be 5, 6, or 7 characters, then the 5, 6, or 7 least significant bits of Xoff1, Xoff2 and Xon1, Xon2 are transmitted. The transmission of 5, 6, or 7 bits of a character is seldom done, but this functionality is included to maintain compatibility with earlier designs.

It is assumed that software flow control and hardware flow control are never enabled simultaneously. 图 [23](#page-23-0) shows a software flow control example.

⁽¹⁾ When pairs of Xon and Xoff characters are programmed to occur sequentially, received Xon1 and Xoff1 characters is written to the RX FIFO if the subsequent character is not Xon2 and Xoff2.

图 **23. Software Flow Control Example**

9.3.7 Software Flow Control Example

Assumptions: UART1 is transmitting a large text file to UART2. Both UARTs are using software flow control with single character Xoff (0F) and Xon (0D) tokens. Both have Xoff threshold (TCR [3:0] = 7) set to 56 and Xon threshold (TCR[7:4] = 4) set to 32. Both have the interrupt receive threshold (TLR[7:4] = 6) set to 48.

UART1 begins transmission and sends 48 characters, at which point UART2 generates an interrupt to its processor to service the RCV FIFO, but assumes the interrupt latency is fairly long. UART1 continues sending characters until a total of 56 characters have been sent. At this time UART2 transmits a 0F to UART1, informing UART1 to halt transmission. UART1 likely sends the 57th character while UART2 is sending the Xoff character. Now, UART2 is serviced and the processor reads enough data out of the RCV FIFO that the level drops to 32. UART2 now sends a 0D to UART1, informing UART1 to resume transmission.

注

It is possible that there could be a glitch on the \overline{RXRDY} pin when the Xoff2 character is received with a parity error. A read to the LSR register shows that bit 7 is set, due to an error in the RX FIFO.

9.3.8 Reset

[表](#page-24-0) 2 summarizes the state of outputs after reset.

表 **2. Register Reset Functions(1)**

(1) Registers DLL, DLH, SPR, Xon1, Xon2, Xoff1, and Xoff2 are not reset by the top-level reset signal RESET, that is, they hold their initialization values during reset.

[表](#page-24-1) 3 summarizes the state of outputs after reset.

9.3.9 Interrupts

The TL16C750E UART has interrupt generation and prioritization (six prioritized levels of interrupts) capability. The interrupt enable register (IER) enables each of the six types of interrupts and the INT signal in response to an interrupt generation. The IER also can disable the interrupt system by clearing bits 0 to 3, 5 to 7. When an interrupt is generated, the interrupt identification register (IIR) indicates that an interrupt is pending and provides the type of interrupt through IIR[5−0]. $\frac{1}{36}$ 4 summarizes the interrupt control functions.

表 **4. Interrupt Control Functions**

It is important to note that for the framing error, parity error, and break conditions, LSR[7] generates the interrupt. LSR[7] is set when there is an error anywhere in the RX FIFO and is cleared only when there are no more errors remaining in the FIFO. LSR[4–2] always represent the error status for the received character at the top of the RX FIFO. Reading the RX FIFO updates LSR[4–2] to the appropriate status for the new character at the top of the FIFO. If the RX FIFO is empty, then LSR[4–2] is all 0.

For the Xoff interrupt, if an Xoff flow character detection caused the interrupt, the interrupt is cleared by an Xon flow character detection. If a special character detection caused the interrupt, the interrupt is cleared by a read of the ISR.

9.3.10 Interrupt Mode Operation

In interrupt mode (if any bit of IER[3:0] is 1), the processor is informed of the status of the receiver and transmitter by an interrupt signal, INT. Therefore, it is not necessary to continuously poll the line status register (LSR) to see if any interrupt needs to be serviced. 图 24 shows interrupt mode operation.

图 **24. Interrupt Mode Operation**

9.3.11 Polled Mode Operation

In polled mode (IER[3:0] = 0000), the status of the receiver and transmitter can then be checked by polling the line status register (LSR). This mode is an alternative to the interrupt mode of operation where the status of the receiver and transmitter is automatically known by means of interrupts sent to the CPU. $\overline{\otimes}$ [25](#page-26-0) shows polled mode operation.

图 **25. FIFO Polled Mode Operation**

9.3.12 Break and Timeout Conditions

An RX timeout condition is detected when the receiver line, RX, has been high for a time equivalent to $(4 \times$ programmed word length) + 12 bits and there is at least one byte stored in the RX FIFO.

When a break condition occurs, the TX line is pulled low. A break condition is activated by setting LCR[6].

9.3.13 Programmable Baud Rate Generator with Fractional Divisor

The TL16C750E UART contains a programmable baud generator that divides reference clock by a divisor in the range between 1 and (2¹⁶ − 1) and a decimal resolution of 1/64. The output frequency of the baud rate generator is 8× or 16× the baud rate, depending on the value of DLF[7]. An additional divide-by-4 prescaler is also available and can be selected by MCR[7] as shown in the following. The formula for the divisor is:

1 when MCR[7] is set to 0 after reset Prescaler = Divisor = (XTAL crystal input frequency / prescaler) / (desired baud rate × baud divider)
Where 'baud divider' is either 8 or 16, depending on the value of DLF[7]. By d
corresponds to a baud divider of
Prescaler = \begin{cases} Where 'baud divider' is either 8 or 16, depending on the value of DLF[7]. By default, DLF[7] = 0, which corresponds to a baud divider of 16 and

图 [26](#page-27-0) shows the internal prescaler and baud rate generator circuitry.

DLL and DLH must be written to in order to program the baud rate. DLL and DLH are the least significant and most significant byte of the baud rate divisor. If DLL and DLH are both 0, the UART is effectively disabled, because no baud clock is generated. The programmable baud rate generator is provided to select both the transmit and receive clock rates. $\frac{1}{3}$ 5 and $\frac{1}{3}$ 6 show the baud rate and divisor correlation for the crystal with frequency 1.8432 and 3.072 MHz, respectively.

表 **5. Baud Rates Using a 1.8432-MHz Crystal**

表 **6. Baud Rates Using a 3.072-MHz Crystal**

图 [27](#page-29-0) shows the crystal clock circuit reference.

- A. For crystal with fundamental frequency from 1 to 24 MHz
- B. For input clock frequency higher than 24 MHz, the crystal is not allowed and the oscillator must be used, because the TL16C750E internal oscillator cell can only support the crystal frequency up to 24 MHz.

图 **27. Typical Crystal Clock Circuits**

9.3.14 Fractional Divisor

The TL16C750E supports fractional divisors with a fractional resolution of 64 steps. This makes it possible to achieve many baud rates with a single crystal selection.

The following register settings must be configured to use the fractional divider:

- $LCRI7 = 1$
- $LCR \neq 0xBF$
- $EFR[4] = 1$
- $MCR \neq 0$ bx1x0x1xx

注

A 'x' denotes a do not care value of the bit.

To calculate the values necessary to put into the registers, the following functions are needed:

- TRUNC(X): Truncate X, return just the integer portion of a real number. EX: TRUNC(3.14) = 3
- ROUND(X): Round X to the nearest integer. EX: $\text{ROUND}(3.1) = 3$ and $\text{ROUND}(3.6) = 4$
- \Rightarrow : Bit shift towards the right operation. EX: 0x1000 \Rightarrow 8 = 0x0010. Or 0b0001 0000 0000 0000 \Rightarrow 8 = 0b0000 0000 0001 0000
- α : Bitwise AND function, used to mask bits. EX: 0x1234 & 0x00FF = 0x0034 and 0x8765 & 0xFF00 = 0x8700

Divisor $=$ (XTAL crystal input frequency / prescaler) / (desired baud rate \times baud divider) Calculating the required divisor is calculated by

Where 'baud divider' is either 8 or 16, depending on the value of DLF[7]. By default, DLF[7] = 0, which corresponds to a baud divider of 16.

DLH = TRUNC(Divisor) >> 8 DLL = TRUNC(Divisor) & 0x00FF Once the required divisor is found, then the register values can be calculated from

DLF = ROUND((Divisor-TRUNC(Divisor)) x 128)

Texas **ETTIS**
NSTRUMENTS

[TL16C750E](http://www.ti.com.cn/product/cn/tl16c750e?qgpn=tl16c750e) www.ti.com.cn ZHCSKJ6 –DECEMBER 2019

表 **7. Baud Rates Using a 24-MHz Crystal and a 16× Baud Divider**

9.4 Device Functional Modes

9.4.1 Device Interface Mode

There are 2 options for the interface between the processor and this device. The MODE pin selects the behavior of the interface by being connected to VCC or to GND.

9.4.1.1 IOR Used (MODE = V_{CC} *)*

When this mode is selected, both IOW and IOR are used to determine if a read or a write is occurring to the selected address. When \overline{CS} is pulled low, the device is in an active state and ready for communication. IOW or IOR may then go low to start the transaction to/from the processor. If IOR is pulled low, a read is performed. If IOW is pulled low, a write is performed.

9.4.1.2 IOR Unused (MODE = GND)

When this mode is selected, only the state of IOW is used to determine if a read or a write is occurring to the selected address. When \overline{CS} is pulled low, the \overline{IOW} pin is sampled. If \overline{IOW} is low, then a write occurs. If \overline{IOW} is high, then a read occurs.

9.4.2 DMA Signaling

There are two modes of DMA operation, DMA mode 0 or 1, selected by FCR[3].

In DMA mode 0 or FIFO disable $(FCR[0] = 0)$, DMA occurs in single character transfers. In DMA mode 1, multicharacter (or block) DMA transfers are managed to relieve the processor for longer periods of time.

9.4.2.1 Single DMA Transfers (DMA Mode 0 or FIFO Disable)

Transmitter: When empty, the TXRDY signal becomes active. TXRDY goes inactive after one character has been loaded into it.

Receiver: RXRDY is active when there is at least one character in the FIFO. It becomes inactive when the receiver is empty.

图 [28](#page-31-1) shows TXRDY and RXRDY in DMA mode 0 or FIFO disable.

图 **28. TXRDY and RXRDY in DMA Mode 0 or FIFO Disable**

9.4.2.2 Block DMA Transfers (DMA Mode 1)

Transmitter: TXRDY is active when a trigger level number of spaces are available. It becomes inactive when the FIFO is full.

Receiver: RXRDY becomes active when the trigger level has been reached or when a timeout interrupt occurs. It goes inactive when the FIFO is empty or an error in the RX FIFO is flagged by LSR(7).

Device Functional Modes (接下页**)**

图 [29](#page-32-0) shows TXRDY and RXRDY in DMA mode 1.

图 **29. TXRDY and RXRDY in DMA Mode 1**

9.4.3 Sleep Mode

Sleep mode is an enhanced feature of the TL16C750E UART. It is enabled when EFR[4], the enhanced functions bit, is set and when IER[4] is set. Sleep mode is entered when:

- The serial data input line, RX, is idle (see *Break and Timeout [Conditions](#page-26-1)*).
- The TX FIFO and TX shift register are empty.
- There are no interrupts pending except THR and timeout interrupts.

Sleep mode is not entered if there is data in the RX FIFO.

In sleep mode, the UART clock and baud rate clock are stopped. Because most registers are clocked using these clocks, the power consumption is greatly reduced. The UART wakes up when any change is detected on the RX line, when there is any change in the state of the modem input pins, or if data is written to the TX FIFO.

注

Writing to the divisor latches, DLL and DLH, to set the baud clock, must not be done during sleep mode. Therefore, TI recommends to disable sleep mode using IER[4] before writing to DLL or DLH.

[TL16C750E](http://www.ti.com.cn/product/cn/tl16c750e?qgpn=tl16c750e) ZHCSKJ6 –DECEMBER 2019 **www.ti.com.cn**

9.5 Register Maps

9.5.1 Registers Operations

Each register is selected using address lines A[0], A[1], A[2], and in some cases, bits from other registers. The programming combinations for register selection are shown in $\boxed{8}$ [30.](#page-33-1)

Accessible only when $LCR[7] = 1$, $LCR \neq 0xBF$, $EFR[4] = 1$, MCR $\neq 0bx1x0x1xx$

Accessible only when any CS A-B = 0, MCR $[2]$ = 1 and MCR $[4]$ = 0

NOTE: MCR[7:5], FCR[5:4], and IER[7:4] can only be modified when EFR[4] is set.

图 **30. Register Map – Read and Write Properties**

 $\frac{1}{36}$ 8 lists and describes the TL16C750E internal registers.

表 **8. TL16C750E Internal Registers(1) (2)**

(1) Bits represented by the blue shaded cells can only be modified if EFR[4] is enabled, that is, if enhanced functions are enabled.

(2) For more register access information, see $\frac{8}{3}$ [30.](#page-33-2)

 (3) Read = R; Write = W

(4) This register is only accessible when LCR[7] = 1

(5) This register is only accessible LCR[7:5] = 100

(6) This register is only accessible when $LCR = 1011 1111 (0xBF)$

版权 © 2019, Texas Instruments Incorporated 35

[TL16C750E](http://www.ti.com.cn/product/cn/tl16c750e?qgpn=tl16c750e) ZHCSKJ6 –DECEMBER 2019 **www.ti.com.cn**

ADDRESS $[A2:A0]$	REGISTER	R/W (3)	ACCESS CONSIDERATION	BIT ₇	BIT ₆	BIT ₅	BIT ₄	BIT ₃	BIT ₂	BIT ₁	BIT ₀
110	MSR	R	LCR[7:0] \neq 10111111 & none of the below conditions are true	CD#	R [#]	DSR#	CTS#	CD# Ω	RH Ω	DSR# Ω	CTS# Ω
	$Xoff1^{(6)}$	RW	$LCR[7:0] =$ 10111111	bit 7	bit 6	bit 5 \blacktriangleleft	bit 4 \blacktriangleleft	bit 3	bit 2	bit 1	bit 0
	TCR ⁽⁷⁾	RW	$EFR[4] = 1$ & $MCR[6] = 1$	bit 7 $\overline{0}$	bit 6 $\overline{0}$	bit 5 Ω	bit 4 $\mathbf{0}$	bit 3 0	bit 2 Ω	bit 1 $\mathbf 0$	bit 0 $\overline{0}$
111	SPR	RW	LCR[7:0] \neq 10111111 & none of the below conditions are true	bit 7 Ω	bit 6 Ω	bit 5 Ω	bit 4 Ω	bit 3 Ω	bit 2 Ω	bit 1 Ω	bit 0 Ω
	Xoff2 ⁽⁶⁾	RW	$LCR[7:0] =$ 10111111	bit 7	bit 6	bit 5	bit 4 \blacktriangleleft	bit 3	bit 2	bit 1	bit 0
	TLR ⁽⁷⁾	RW	$EFR[4] = 1$ & $MCR[6] = 1$	bit 7 $\overline{0}$	bit 6 Ω	bit 5 Ω	bit 4 $\mathbf{0}$	bit 3 $\mathbf{0}$	bit 2 Ω	bit 1 $\mathbf{0}$	bit 0 $\overline{0}$
	DLF ⁽⁸⁾	RW	LCR[7] = 1, LCR \neq $0xBF, EFR[4] = 1,$ $MCR \neq 0$ bx1x0 $x1xx$ ⁽⁹⁾	bit 7 Ω	bit 6 0 (Reserved, RO)	bit 5 Ω	bit 4 Ω	bit 3 $\mathbf{0}$	bit 2 Ω	bit 1 Ω	bit 0 Ω
	FIFORdy ⁽¹⁰)	R	$MCR[4] = 0$ & $MCR[2] = 1$	$\overline{0}$	$\overline{0}$	$\overline{0}$	RX FIFO A status $\overline{0}$	$\overline{0}$	$\overline{0}$	$\overline{0}$	TX FIFO A status Ω

表 **8. TL16C750E Internal Registers[\(1\)](#page-35-0) [\(2\)](#page-35-0) (**接下页**)**

(7) This register is only accessible when EFR[4] = 1 and MCR[6] = 1
(8) This register is accessible when LCR[7] = 1, LCR ≠ 0xBF, EFR[4] = 1, MCR ≠ 0bx1x0 x1xx^{[\(9\)](#page-35-0)}

(9) A 'x' denotes a do not care for a bit value

(10) This register is accessible when any CS A-B = 0, MCR[2] = 1, and loopback MCR[4] = 0 is disabled.

9.5.2 Receiver Holding Register (RHR)

The receiver section consists of the RHR and the receiver shift register (RSR). The RHR is actually a 128-byte FIFO. The RSR receives serial data from RX terminal. The data is converted to parallel data and moved to the RHR. The receiver section is controlled by the line control register. If the FIFO is disabled, location 0 of the FIFO is used to store the characters. If overflow occurs, characters are lost. The RHR also stores the error status bits associated with each character.

9.5.3 Transmit Holding Register (THR)

The transmitter section consists of the THR and the transmitter shift register (TSR). The transmit holding register is actually a 128-byte FIFO. The THR receives data and shifts it into the TSR where it is converted to serial data and moved out on the TX terminal. If the FIFO is disabled, location 0 of the FIFO is used to store the byte. Characters are lost if overflow occurs.

9.5.4 FIFO Control Register (FCR)

This is a write-only register which is used for enabling the FIFOs, clearing the FIFOs, setting transmitter and receiver trigger levels, and selecting the type of DMA signaling. $\frac{1}{30}$ 9 shows FIFO control register bit settings.

表 **9. FCR Bit Settings**

(1) FCR[5−4] can be modified and enabled only when EFR[4] is set. This is because the transmit trigger level is regarded as an enhanced function.

9.5.5 Line Control Register (LCR)

This register controls the data communication format. The word length, number of stop bits, and parity type are selected by writing the appropriate bits to the LCR. 表 [10](#page-37-1) shows line control register bit settings.

表 **10. LCR Bit Settings**

[TL16C750E](http://www.ti.com.cn/product/cn/tl16c750e?qgpn=tl16c750e) www.ti.com.cn ZHCSKJ6 –DECEMBER 2019

9.5.6 Line Status Register (LSR)

 $\frac{1}{3}$ [11](#page-38-1) shows line status register bit settings.

表 **11. LSR Bit Settings**

When the LSR is read, LSR[4:2] reflects the error bits [BI, FE, PE] of the character at the top of the RX FIFO (next character to be read). The LSR[4:2] registers do not physically exist, as the data read from the RX FIFO is output directly onto the output data-bus, DI[4:2], when the LSR is read. Therefore, errors in a character are identified by reading the LSR and then reading the RHR.

LSR[7] is set when there is an error anywhere in the RX FIFO and is cleared only when there are no more errors remaining in the FIFO.

注 Reading the LSR does not cause an increment of the RX FIFO read pointer. The RX FIFO read pointer is incremented by reading the RHR.

9.5.7 Modem Control Register (MCR)

The MCR controls the interface with the modem, data set, or peripheral device that is emulating the modem. $\bar{\textbf{x}}$ [12](#page-39-2) shows modem control register bit settings.

表 **12. MCR Bit Settings(1)**

(1) MCR[7:5] can be modified only when EFR[4] is set, that is, EFR[4] is a write enable.

9.5.8 Modem Status Register (MSR)

This 8-bit register provides information about the current state of the control lines from the modem, data set, or peripheral device to the processor. It also indicates when a control input from the modem changes state. $\frac{1}{36}$ [13](#page-39-3) shows modem status register bit settings.

表 **13. MSR Bit Settings(1)**

(1) The primary inputs RI, CD, CTS, and DSR are all active low, but their registered equivalents in the MSR and MCR (in loopback) registers are active high.

9.5.9 Interrupt Enable Register (IER)

The interrupt enable register (IER) enables each of the six types of interrupt, receiver error, RHR interrupt, THR interrupt, Xoff received, or CTS/RTS change of state from low to high. The INT output signal is activated in response to interrupt generation. 表 [14](#page-40-1) shows interrupt enable register bit settings.

表 **14. Interrupt Enable Register (IER) Bit Settings(1)**

(1) IER[7:4] can be modified only if EFR[4] is set, that is, EFR[4] is a write enable. Re-enabling IER[1] causes a new interrupt, if the THR is below the threshold.

9.5.10 Interrupt Identification Register (IIR)

The IIR is a read-only 8-bit register, which provides the source of the interrupt in a prioritized manner. 表 [15](#page-41-1) shows interrupt identification register bit settings.

表 **15. IIR Bit Settings**

The interrupt priority list is illustrated in $\frac{1}{\sqrt{2}}$ [16](#page-41-2).

表 **16. Interrupt Priority List**

9.5.11 Enhanced Feature Register (EFR)

This 8-bit register enables or disables the enhanced features of the UART. $\frac{1}{36}$ [17](#page-41-3) shows the enhanced feature register bit settings.

表 **17. EFR Bit Settings**

9.5.12 Divisor Latches (DLL, DLH, DLF)

Two 8-bit registers store the 16-bit divisor and a 6-bit fractional divisor for generation of the baud clock in the baud rate generator. DLH, stores the most significant part of the divisor. DLL stores the least significant part of the division. DLF stores the fractional value of the divisor as x / 64 where x is the value in DLF.

For more information on how to calculate the fractional values, see [Fractional](#page-29-1) Divisor.

DLL, DLH and DLF can only be written to before sleep mode is enabled (that is, before IER[4] is set).

9.5.13 Transmission Control Register (TCR)

This 8-bit register is used to store the receive FIFO threshold levels to start or stop transmission during hardware or software flow control. $\frac{1}{36}$ [19](#page-42-3) shows transmission control register bit settings.

表 **19. TCR Bit Settings**

BIT	BIT SETTINGS			
3:0	RCV FIFO trigger level to HALT transmission (0 to 60)			
7:4	RCV FIFO trigger level to RESTORE transmission (0 to 60)			

TCR trigger levels are available from 0 to 120 bytes with a granularity of 8.

TCR can be written to only when $EFR[4] = 1$ and $MCR[6] = 1$. The programmer must program the TCR such that TCR[3:0] > TCR[7:4]. There is no built-in hardware check to make sure this condition is met. Also, the TCR must be programmed with this condition before Auto-RTS or software flow control is enabled to avoid spurious operation of the device.

9.5.14 Trigger Level Register (TLR)

This 8-bit register is used to store the transmit and received FIFO trigger levels used for DMA and interrupt generation. Trigger levels from 8 to 1[20](#page-42-4) can be programmed with a granularity of 8. 表 20 shows trigger level register bit settings.

表 **20. TLR Bit Settings**

TLR can be written to only when $EFR[4] = 1$ and $MCR[6] = 1$. If $TLR[3:0]$ or $TLR[7:4]$ are 0, then the selectable trigger levels via the FIFO control register (FCR) are used for the transmit and receive FIFO trigger levels. Trigger levels from 8 to 120 bytes are available with a granularity of 8. The TLR should be programmed for N / 8, where N is the desired trigger level.

9.5.15 FIFO Ready Register

The FIFO ready register provides realtime status of the transmit and receive FIFOs. 表 [21](#page-43-2) shows the FIFO ready register bit settings. The trigger level mentioned in $\frac{1}{32}$ refers to the setting in either FCR (when TLR value is 0), or TLR (when it has a nonzero value).

表 **21. FIFO Ready Register**

The FIFORdy register is a read only register and can be accessed when the UART is selected. $\overline{CS} = 0$, MCR[2] (FIFORdy Enable) is a logic 1, and loopback is disabled. Its address is 111.

9.5.16 Alternate Function Register (AFR)

The AFR is used to enable some extra functionality beyond the capabilities of the original TL16C750. The first addition is the IrDA mode, which supports Standard IrDA (SIR) mode with baud rates from 2400 to 115.2 kbps. The third addition is support for RS-485 bus drivers or transceivers by providing an output pin (DTR), which is timed to keep the RS-485 driver enabled as long as transmit data is pending.

The AFR is located at $A[2:0] = 010$ when $LCR[7:5] = 100$.

表 **22. AFR Bit Settings**

表 **23. LOOP and RCVEN Functionality**

9.5.17 RS-485 Mode

The RS-485 mode is intended to simplify the interface between the UART and an RS-485 driver or transceiver. When enabled by setting 485EN, the DTR output goes high one bit time before the first stop bit of the first data byte being sent, and remains high as long as there is pending data in the TSR or THR (xmt fifo). After both are empty (after the last stop bit of the last data byte), the DTR output stays high for a programmable delay of 0 to 15 bit times, as set by DLY[2:0]. This helps preserve data integrity over long signal lines. This is illustrated in the following.

Often RS-485 packets are relatively short and the entire packet can fit within the 128 byte xmt fifo. In this case, it goes empty when the TSR goes empty. But in cases where a larger block needs to be sent, it is advantageous to reload the xmt fifo as soon as it is depleted. Otherwise, the transmission stalls while waiting for the xmt fifo to be reloaded, which varies with processor load. In this case, it is best to also set 485LG (large block), which causes the transmit interrupt to occur wither when the THR becomes empty (if the xmt fifo level was not above the threshold), or when the xmt fifo threshold is crossed. The reloading of the xmt fifo occurs while some data is being shifted out, eliminating fifo underrun. If desired, when the last bytes of a current transmission are being loaded in the xmt fifo, 485LG can be cleared before the load and the transmit interrupt occurs on the TSR going empty.

A. Waveforms are not shown to scale, as the WR THR pulses typically are less than 100 ns, where the TX waveform varies with baud rate but is typically in the microsecond range.

图 **31. DTRx and Transmit Data Relationship**

Texas **NSTRUMENTS**

图 **32. RS-485 Application Example 1**

Copyright © 2017, Texas Instruments Incorporated

图 **33. RS-485 Application Example 2**

9.5.18 IrDA Overview

The IrDA defines several protocols for sending and receiving serial infrared data, including rates of 115.2 kbps, 0.576 Mbps, 1.152 Mbps, and 4 Mbps. The low rate of 115.2 kbps was specified first and the others must maintain downward compatibility with it. At the 115.2 kbps rate, the protocol implemented in the hardware is fairly simple. It primarily defines a serial infrared data word to be surrounded by a start bit equal to 0 and a stop bit equal to 1. Individual bits are encoded or decoded the same whether they are start, data, or stop bits. The IrDA engine in the TL16C750E device only evaluates single bits and follows the 115.2-kbps protocol. The 115.2-kbps

rate is a maximum rate. When both ends of the transfer are setup to a lower but matching speed, the protocol still works. The clock used to code or sample the data is 16 times the baud rate, or 1.843-MHz maximum. To code a 1, no pulse is sent or received for 1-bit time period, or 16 clock cycles. To code a 0, one pulse is sent or received within a 1-bit time period, or 16 clock cycles. The pulse must be at least 1.6-μs wide and 3 clock cycles long at 1.843 MHz. At lower baud rates the pulse can be 1.6 μs wide or as long as 3 clock cycles. The transmitter output, TX, is intended to drive a LED circuit to generate an infrared pulse. The LED circuits work on positive pulses. A terminal circuit is expected to create the receiver input, RX. Most, but not all, PIN circuits have inversion and generate negative pulses from the detected infrared light. Their output is normally high. The TL16C750E device can decode either negative or positive pulses on RX.

9.5.19 IrDA Encoder Function

Serial data from a UART is encoded to transmit data to the optoelectronics. While the serial data input to this block (Int_TX) is high, the output (TX) is always low, and the counter used to form a pulse on TX is continuously cleared. After Int_TX resets to 0, TX rises on the falling edge of the 7th 16XCLK. On the falling edge of the 10th 16XCLK pulse, TX falls, creating a 3-clock-wide pulse. While Int_TX stays low, a pulse is transmitted during the seventh to tenth clocks of each 16-clock bit cycle.

After reset, Int RX is high and the 4-bit counter is cleared. When a falling edge is detected on RX, Int_RX falls on the next rising edge of 16XCLK with sufficient setup time. Int_RX stays low for 16 cycles (16XCLK) and then returns to high as required by the IrDA specification. As long as no pulses (falling edges) are detected on RX, Int_RX remains high.

图 **37. IrDA-SIR Decoding Scheme – Detailed Timing Diagram**

图 **38. IrDA-SIR Decoding Scheme – Macro View**

It is possible for jitter or slight frequency differences to cause the next falling edge on RX to be missed for one 16XCLK cycle. In that case, a 1-clock-wide pulse appears on Int_RX between consecutive 0s. It is important for the UART to strobe Int RX in the middle of the bit time to avoid latching this 1-clock-wide pulse. The TL16C750E UART already strobes incoming serial data at the proper time. Otherwise, note that data is required to be framed by a leading 0 and a trailing 1. The falling edge of that first 0 on Int_RX synchronizes the read strobe. The strobe occurs on the 8th 16XCLK pulse after the Int_RX falling edge and once every 16 cycles thereafter until the stop bit occurs.

图 **39. Timing Causing 1-Clock-Wide Pulse Between Consecutive Ones**

图 **40. Recommended Strobing for Decoded Data**

The TL16C750E device can decode positive pulses on RX. The timing is different, but the variation is invisible to the UART. The decoder, which works from the falling edge, now recognizes a 0 on the trailing edge of the pulse rather than on the leading edge. As long as the pulse duration is fairly constant, as defined by the specification, the trailing edges should also be 16 clock cycles apart and data can readily be decoded. The 0 appears on Int_RX after the pulse rather than at the start of it.

图 **42. Positive RX Pulse Decode – Macro View**

10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The typical implementation is to use the TL16C750E as a RS-232 interface, which is intended to operate with a 5-V microprocessor.

10.2 Typical Application

The typical application is to communicate over UART, either through a RS-232 transceiver, or directly. The general initialization sequence is recommended as following:

- 1. Set the desired baud rate with DLL and DLH (or with fractional baud rate if required)
- 2. Set the desired word length and other settings in the LCR register.
- 3. Reset the FIFOs with the FCR registers

图 **43. Typical Application**

10.2.1 Design Requirements

For this example, we'll assume a basic 9600 baud UART communication. This is one of the most common and basic UART configurations.

10.2.2 Detailed Design Procedure

The procedure to setup the part for transmission involves only a few register writes. Each step of the process is outlined

10.2.2.1 Set the desired baud rate

As per $\frac{1}{\sqrt{2}}$ [24,](#page-49-3) the desired baud rate is 9600 with an input clock of 24 MHz. The math required to calculate the register values is outlined in [Programmable](#page-27-1) Baud Rate Generator with Fractional Divisor and [Fractional](#page-29-1) Divisor. Since the device by default uses a 16x over sample setting, the math is 24E9 / (16 * 9600) = 156.25. This shows that the fractional baud rate feature is required to achieve 9600 baud. Since the fractional baud rate gives x/64 resolution, $0.25 * 64 = 16$. The below values are the divisor values to be used in the registers.

表 **25. 9600 baud divisor values**

Since these registers have access considerations in order to write to them (see $\frac{1}{36}$ 8), a few extra writes are required to enable the writes to the desired registers.

表 **26. Register writes to configure baud rate**

10.2.2.2 Reset the fifos

Since the baud rate and UART settings are configured in the previous section, configuration is complete and the FIFOs are ready to be reset for use.

10.2.2.3 Sending data on the bus

Once configuration is complete, the part is ready for data transmission. For the example the data 0xAA is written to the bus. This is quite simple to do. Writing to THR (0b000) automatically shifts the written data into an internal FIFO (since FIFOs are enabled) and then begins being shifted out onto the UART bus.

表 **28. Register writes to writing data onto the bus**

10.2.3 Application Curves

图 **44. Waveform showing 0xAA waveform**

11 Power Supply Recommendations

The power supply must provide a constant voltage with a 10% maximum variation of the nominal value and has to be able to provide at least the maximum current consumption of the device for the selected nominal voltage only for the UART device:

- $V_{\text{CC}} = 1.8 \text{ V}$
- V_{CC} = 2.5 V
- V_{CC} = 3.3 V
- V_{CC} = 5 V

The VCC pin must have a 1-µF bypass capacitor placed as close as possible to this pin. Also, TI recommends to include two extra capacitors in parallel, which should also be placed as close as possible to the VCC pin. The suggested values for these extra capacitors are 0.1 μ F and 0.01 μ F, respectively.

Copyright © 2017, Texas Instruments Incorporated

Place as close as possible to the VCC pin of the UART.

图 **45. Recommended Bypass Capacitors Array**

12 Layout

12.1 Layout Guidelines

Traces, Vias, and Other PCB Components: A right angle in a trace can cause more radiation. The capacitance increases in the region of the corner, and the characteristic impedance changes. This impedance change causes reflections.

- Avoid right-angle bends in a trace and try to route them at least with two 45° corners. To minimize any impedance change, the best routing would be a round bend (see \mathbb{S} [28](#page-31-1)).
- Separate high-speed signals (for example, clock signals) from low-speed signals and digital from analog signals; again, placement is important.
- To minimize crosstalk not only between two signals on one layer but also between adjacent layers, route them with 90° to each other

图 **46. Layout Do's and Don'ts**

[TL16C750E](http://www.ti.com.cn/product/cn/tl16c750e?qgpn=tl16c750e) ZHCSKJ6 –DECEMBER 2019 **www.ti.com.cn**

12.2 Layout Examples

13 器件和文档支持

13.1 文档支持

13.1.1 相关文档

请参阅如下相关文档::

•

• **13.2** 接收文档更新通知

要接收文档更新通知, 请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册, 即可每周接收产品 信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

13.3 支持资源

TI E2E™ [support](http://e2e.ti.com) forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of Use.

13.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序 , 可 能会损坏集成电路。

<u>《《</u>》 ESD 的损坏小至导致微小的性能降级, 大至整个器件故障。精密的集成电路可能更容易受到损坏, 这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

13.6 Glossary

[SLYZ022](http://www.ti.com/cn/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TEXAS NSTRUMENTS

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Mar-2022

*All dimensions are nominal

PACKAGE OUTLINE

PFB0048A TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT

PFB0048A TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PFB0048A TQFP - 1.2 mm max height

PLASTIC QUAD FLATPACK

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI [的销售条款或](https://www.ti.com.cn/zh-cn/legal/terms-conditions/terms-of-sale.html) [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司