TLV2241, TLV2242, TLV2244 FAMILY OF 1-µA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS SLOS329C - JULY 2000 REVISED - NOVEMBER 2000


Operational Amplifier

- Micropower Operation . . . 1 µA/Channel
- **Rail-to-Rail Input/Output**
- Gain Bandwidth Product ... 5.5 kHz
- Supply Voltage Range ... 2.5 V to 12 V
- **Specified Temperature Range** $- T_A = 0^{\circ}C$ to $70^{\circ}C \dots$ Commercial Grade $- T_A = -40^{\circ}C$ to $125^{\circ}C \dots$ Industrial Grade
- **Ultrasmall Packaging** - 5-Pin SOT-23 (TLV2241) - 8-Pin MSOP (TLV2242)
- Universal OpAmp EVM

description

The TLV224x family of single-supply operational amplifiers offers very low supply current of only 1 µA per channel.

The low supply current is coupled with extremely low input bias currents enabling them to be used with mega- Ω resistors making them ideal for portable, long active life, applications. DC accuracy is ensured with a low typical offset voltage as low as 600 µV, CMRR of 100 dB, and minimum open loop gain of 100 V/mV at 2.7 V.



The maximum recommended supply voltage is as high as 12 V and ensured operation down to 2.5 V, with electrical characteristics specified at 2.7 V, 5 V and 12 V. The 2.5-V operation makes it compatible with Li-Ion battery-powered systems and many micropower microcontrollers available today including TI's MSP430.

DEVICE	NO. OF Ch		PAC	KAGE TY	PES		UNIVERSAL
DEVICE	NO. OF Ch	PDIP	SOIC	SOT-23	TSSOP	MSOP	EVM
TLV2241	1	8	8	5	—	—	Refer to the EVM
TLV2242	2	8	8	—	—	8	Selection Guide
TLV2244	4	14	14	_	14	_	(Lit# SLOU060)

DEVICE	V _{DD} (V)	V _{IO} (mV)	BW (MHz)	SLEW RATE (V/μs)	I _{DD} (PER CHANNEL) (μΑ)	RAIL-TO-RAIL
TLV240x [‡]	2.5–16	0.390	0.005	0.002	0.880	I/O
TLV224x	2.5–12	0.600	0.005	0.002	1	I/O
TLV2211	2.7–10	0.450	0.065	0.025	13	0
TLV245x	2.7–6	0.020	0.22	0.110	23	I/O
TLV225x	2.7–8	0.200	0.2	0.12	35	0

SELECTION OF SINGLE SUPPLY OPERATIONAL AMPLIFIER PRODUCTS[†]

[†] All specifications are typical values measured at 5 V.

[‡] This device also offers 18-V reverse battery protection and 5-V over-the-rail operation on the inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



TLV2241, TLV2242, TLV2244 FAMILY OF 1-μA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

TLV2241 AVAILABLE OPTIONS

	PACKAGED DEVICES					
TA	V _{IO} max AT 25°C	SMALL OUTLINE [†] (D)	I SYMBOLS		PLASTIC DIP (P)	
0°C to 70°C	3000 μV	TLV2241CD	—	—	—	
-40°C to 125°C	3000 μν	TLV2241ID TLV2241IDB		VBEI	TLV2241IP	

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2241CDR).

[‡]This package is available in a 250 piece mini-reel. To order this package, add a T suffix to the part number (e.g., TLV2241DBVT). This package is also available in a 3000 piece reel, add a R suffix to the part number (e.g., TLV2241DBVR).

TLV2242 AVAILABLE OPTIONS

Viemax			PACKAGED D	EVICES	
TA	V _{IO} max AT 25°C	SMALL OUTLINE [†] (D)	MSOP [†] (DGK)	SYMBOLS	PLASTIC DIP (P)
0°C to 70°C	3000 μV	TLV2242CD	—	—	—
-40°C to 125°C	3000 μν	TLV2242ID	TLV2242IDGK	xxTIALE	TLV2242IP


[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2242CDR).

TLV2244 AVAILABLE OPTIONS

	N	PA	CKAGED DEVICES	
ТА	V _{IO} max AT 25°C	SMALL OUTLINE [†] (D)	PLASTIC DIP (N)	TSSOP (PW)
0°C to 70°C	3000 μV	TLV2244CD	—	—
-40°C to 125°C	3000 μν	TLV2244ID	TLV2244IN	TLV2244IPW

[†] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2244CDR).

TLV224x PACKAGE PINOUTS TLV2241




D		PACK VIEW		
NC IN – IN + GND	1 ⁰ 2- 3 ⁻ 4	× 100 8		NC V _{CC} OUT NC
NC – No	intern	al con	nectio	n
D, N, C	DR PV	2244 V PAC VIEW		E
10UT 1IN- 1IN+ V _{CC}	1 2 3 4	▲14 13 12 11	4	OUT IN- IN+ OND

🖵 3IN+

🛛 3IN-

🛛 ЗОИТ

8





2IN+ 🗖

20UT

2IN-

TLV2241, TLV2242, TLV2244 FAMILY OF 1-µA/Ch RAIL-TO-RAIL INPUT/OUTPUT **OPERATIONAL AMPLIFIERS**

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1) Differential input voltage, V _{ID} Input current, I _I (any input)	$\cdots $ ± V _{CC}
Output current, I _O	
Continuous total power dissipation	
Operating free-air temperature range, T _A : C suffix	
I suffix	–40°C to 125°C
Maximum junction temperature, T ₁	150°C
Storage temperature range, T _{stg}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND

PACKAGE	⊖JC (°C/W)	Θ_{JA} $T_A \le 25^{\circ}C$ (°C/W) POWER RATING		T _A = 125°C POWER RATING			
D (8)	38.3	176	710 mW	142 mW			
D (14)	26.9	122.6	1022 mW	204.4 mW			
DBV (5)	55	324.1	385 mW	77.1 mW			
DGK (8)	54.2	259.9	481 mW	96.2 mW			
N (14)	32	78	1600 mW	320.5 mW			
P (8)	41	104	1200 mW	240.4 mW			
PW (14)	29.3	173.6	720 mW	144 mW			

DISSIPATION RATING TABLE

recommended operating conditions

		MIN	MAX	UNIT
	Single supply	2.5	12	V
Supply voltage, V _{CC}	Split supply	±1.25	±6	v
Common-mode input voltage range, VICR	Common-mode input voltage range, V _{ICR}			
Operation free air temperature T	C-suffix	0	70	°C
Operating free-air temperature, TA	I-suffix	-40	125	



TLV2241, TLV2242, TLV2244 FAMILY OF 1- μ A/Ch RAIL-TO-RAIL INPUT/OUTPUT **OPERATIONAL AMPLIFIERS**

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 12 V (unless otherwise noted)[‡]

dc performance

	PARAMETER	TEST CONDITIO	NS	T _A †	MIN	TYP	MAX	UNIT
Vie	Input offect voltage		25°C		600	3000		
VIO	Input offset voltage	$V_{O} = V_{CC}/2 V,$ $V_{IC} = V_{CC}/2 V, R_{S} = 50 \Omega$		Full range			4500	μV
ανιο	Offset voltage drift	$V_{1C} = V_{CC}/2 V, V_{S} = 30.32$		25°C		3		μV/°C
				25°C	55	100		
		$V_{IC} = 0 \text{ to } V_{CC}, R_{S} = 50 \Omega$ $V_{CC} = 50 \Omega$	V _{CC} = 2.7 V	Full range	50			
CMDD	Common mode rejection ratio			25°C	60	100		٩D
CMRR	Common-mode rejection ratio		ACC = 2 A	Full range	53			dB
			101	25°C	60	100		
			V _{CC} = 12 V	Full range	55			
			B. 500 kO	25°C	100	400		
		$V_{CC} = 2.7 \text{ V}, V_{O(pp)} = 1 \text{ V},$	$R_{1} = 500 \text{ k}_{22}$	Full range	30			
A	Large-signal differential voltage		D. 500 kg	25°C	250	1000		\//ma\/
AVD	amplification	$V_{CC} = 5 V$, $V_{O(pp)} = 3 V$, R_{L}	K [–] = 200 K75	Full range	100			V/mV
			D. 500 kO	25°C	700	1500		
		$V_{CC} = 12 \text{ V}, V_{O(pp)} = 6 \text{ V},$	μΓ = 200 K7	Full range	120			

[†] Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.

input characteristics

	PARAMETER	TEST CONDITIONS		T _A †	MIN	TYP	MAX	UNIT
				25°C		25	250	
lio	Input offset current		TLV224xC	Full range			300	pА
		$V_{O} = V_{CC}/2 V$,	TLV224xI	Fuirrange			400	
		$V_{O} = V_{CC}/2 V,$ $V_{IC} = V_{CC}/2 V, R_{S} = 50 \Omega$		25°C		100	500	
I _{IB}	Input bias current		TLV224xC	Full range			550	pА
			TLV224xI	Fuirtange			1000	
r _{i(d)}	Differential input resistance			25°C		300		MΩ
C _{i(c)}	Common-mode input capacitance	f = 100 kHz		25°C		3		pF

[†] Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.

[‡] Specifications at 5 V are ensured by design and device testing at 2.7 V and 12 V.



TLV2241, TLV2242, TLV2244 FAMILY OF 1-μA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS SLOS329C – JULY 2000 REVISED - NOVEMBER 2000

electrical characteristics at recommended operating conditions, $V_{CC} = 2.7$, 5 V, and 12 V (unless otherwise noted)[‡] (continued)

output characteristics

	PARAMETER	TEST CO	NDITIONS	T _A †	MIN	TYP	MAX	UNIT
				25°C	2.65	2.68		
			$V_{CC} = 2.7 V$	Full range	2.63			
		$V_{IC} = V_{CC}/2,$	V _{CC} = 5 V	25°C	4.95	4.98		
		$V_{IC} = V_{CC}/2,$ $I_{OH} = -2 \mu A$	vCC = 3 v	Full range	4.93		150 180 230 260	
			V _{CC} = 12 V	25°C	11.95	11.98		
Vari	High lovel output voltage		vCC = 12 v	Full range	11.93			V
Vон	High-level output voltage		$V_{CC} = 2.7 V$ $V_{CC} = 5 V$	25°C	2.62	2.65		
				Full range	2.6			
		$V_{IC} = V_{CC}/2,$		25°C	4.92	4.95		
		$V_{IC} = V_{CC}/2,$ $I_{OH} = -50 \ \mu A$	vCC = 3 v	Full range	4.9			
			V _{CC} = 12 V	25°C	11.92	11.95		
			vCC = 12 v	Full range	11.9			
			o 2.uA	25°C		90	150	
Ve	Low lovel output voltage	$V_{IC} = V_{CC}/2$, I	<u> </u>	Full range			180	mV
VOL	Low-level output voltage		ou - 50 uA	25°C		180	230	IIIV
		$V_{IC} = V_{CC}/2$, $I_{OL} = 50 \mu\text{A}$		Full range			260	
ю	Output current	$V_{O} = 0.5 V$ from	rail	25°C		±200		μΑ

[†] Full range is 0°C to 70°C for the C suffix and –40°C to 125°C for the I suffix. If not specified, full range is –40°C to 125°C.

power supply

	PARAMETER	TEST CO	T _A †	MIN	TYP	MAX	UNIT	
			$V_{ab} = 27 V_{ab} = 5 V_{ab}$	25°C		980	1200	
ICC	Supply surrent (per shappel)	$\lambda = \lambda = 1/2$	$V_{CC} = 2.7 V \text{ or } 5 V$	Full range			1500	nA
	Supply current (per channel)	$V_{O} = V_{CC}/2$	Vee - 12 V	25°C		1000	1250	nA
			V _{CC} = 12 V	Full range			1550	
		V _{CC} = 2.7 to 5 V,		25°C	70	100		dB
	$V_{IC} = V_{C}$	$V_{IC} = V_{CC}/2 V$,	TLV224xC		65			uв
PSRR	Power supply rejection ratio (ΔV _{CC} /ΔVIO)	No load,	TLV224xI	Full range	60			dB
		V _{CC} = 5 to 12 V,	$V_{IC} = V_{CC}/2 V,$	25°C	70	100		dB
		No load		Full range	70			uВ

[†] Full range is 0°C to 70°C for the C suffix and -40°C to 125°C for the I suffix. If not specified, full range is -40°C to 125°C.

 \ddagger Specifications at 5 V are ensured by design and device testing at 2.7 V and 12 V.



TLV2241, TLV2242, TLV2244 FAMILY OF 1- μ A/Ch RAIL-TO-RAIL INPUT/OUTPUT **OPERATIONAL AMPLIFIERS** SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

electrical characteristics at recommended operating conditions, V_{CC} = 2.7, 5 V, and 12 V (unless otherwise noted)[‡] (continued)

dynamic performance

	PARAMETER	TEST CONDITION	S	Тд	MIN TYP	MAX	UNIT
UGBW	Unity gain bandwidth	R _L = 500 kΩ,	C _L = 100 pF	25°C	5.5		kHz
SR	Slew rate at unity gain	$V_{O(pp)} = 0.8 \text{ V}, \qquad R_{L} = 500 \text{ k}\Omega,$	C _L = 100 pF	25°C	2		V/ms
φM	Phase margin	$P_{1} = 500 \text{ kg}$ $C_{1} = 100 \text{ pE}$		25°C	60		
	Gain margin	$R_L = 500 k\Omega$, $C_L = 100 pF$		25 C	15		dB
t _S Settling time	Sottling time		0.1%	25°C	1.84		
	Setuing time	$V_{CC} = 12 V,$	0.1%	25-0	6.1		ms
			0.01%		32		

noise/distortion performance

	PARAMETER	TEST CONDITIONS	ТА	MIN	TYP	MAX	UNIT	
Vn	Equivalent input poice voltage	f = 10 Hz			800		nV/√Hz	
	Equivalent input noise voltage	f = 100 Hz	25°C		500		NV/V⊟Z	
۱ _n	Equivalent input noise current	f = 100 Hz			8		fA/√Hz	

[‡] Specifications at 5 V are ensured by design and device testing at 2.7 V and 12 V.



TLV2241, TLV2242, TLV2244 FAMILY OF 1- μ A/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS SLOS329C – JULY 2000 REVISED - NOVEMBER 2000

TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
VIO	Input offset voltage	vs Common-mode input voltage	1, 2, 3
	lenut higo gurrent	vs Free-air temperature	4, 6, 8
IВ	Input bias current	vs Common-mode input voltage	5, 7, 9
line .	Input offset current	vs Free-air temperature	4, 6, 8
10	input onset current	vs Common-mode input voltage	5, 7, 9
CMRR	Common-mode rejection ratio	vs Frequency	10
VOH	High-level output voltage	vs High-level output current	11, 13, 15
VOL	Low-level output voltage	vs Low-level output current	12, 14, 16
VO(PP)	Output voltage peak-to-peak	vs Frequency	17
Z ₀	Output impedance	vs Frequency	18
ICC	Supply current	vs Supply voltage	19
PSRR	Power supply rejection ratio	vs Frequency	20
AVD	Differential voltage gain	vs Frequency	21
	Phase	vs Frequency	21
	Gain-bandwidth product	vs Supply voltage	22
SR	Slew rate	vs Free-air temperature	23
[¢] m	Phase margin	vs Capacitive load	24
	Gain margin	vs Capacitive load	25
	Voltage noise over a 10 Second Period		26
	Large-signal voltage follower		27, 28, 29
	Small-signal voltage follower		30
	Large-signal inverting pulse response		31, 32, 33
	Small-signal inverting pulse response		34
	Crosstalk	vs Frequency	35



TLV2241, TLV2242, TLV2244 FAMILY OF 1-µA/Ch RAIL-TO-RAIL INPUT/OUTPUT **OPERATIONAL AMPLIFIERS**

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000




STRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLV2241, TLV2242, TLV2244 FAMILY OF 1-µA/Ch RAIL-TO-RAIL INPUT/OUTPUT

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000


TYPICAL CHARACTERISTICS



INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLV2241, TLV2242, TLV2244 FAMILY OF 1-µA/Ch RAIL-TO-RAIL INPUT/OUTPUT **OPERATIONAL AMPLIFIERS** SLOS329C - JULY 2000 REVISED - NOVEMBER 2000

TYPICAL CHARACTERISTICS







Figure 24




TLV2241, TLV2242, TLV2244 FAMILY OF 1-μA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS SLOS329C – JULY 2000 REVISED - NOVEMBER 2000


TYPICAL CHARACTERISTICS




VOLTAGE NOISE OVER A 10 SECOND PERIOD



LARGE SIGNAL FOLLOWER PULSE RESPONSE




SMALL SIGNAL FOLLOWER PULSE RESPONSE





TLV2241, TLV2242, TLV2244 FAMILY OF 1-µA/Ch RAIL-TO-RAIL INPUT/OUTPUT **OPERATIONAL AMPLIFIERS**

SLOS329C - JULY 2000 REVISED - NOVEMBER 2000



TYPICAL CHARACTERISTICS

All Channels $R_L = 100 \ k\Omega$ -40 $C_L = 100 \text{ pF}$ $V_{CC} = 12V$ Crosstalk – dB VIN = 1 VPP -60 -80 V_{CC} = 2.7, 5 V -100 -120 -140 10 100 1k 10k f - Frequency -Hz Figure 35

V_{CC} = 2.7,

5, & 12 V


-20



APPLICATION INFORMATION

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:



$$V_{OO} = V_{IO} \left(1 + \left(\frac{R_F}{R_G} \right) \right) \pm I_{IB} + R_S \left(1 + \left(\frac{R_F}{R_G} \right) \right) \pm I_{IB} - R_F$$



general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 37).




Figure 37. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 38. 2-Pole Low-Pass Sallen-Key Filter



TLV2241, TLV2242, TLV2244 FAMILY OF 1-μA/Ch RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS SLOS329C – JULY 2000 REVISED - NOVEMBER 2000

APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high performance of the TLV224x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.



APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 39 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{M}\mathsf{A}\mathsf{X}}^{-\mathsf{T}}\mathsf{A}}{\theta_{\mathsf{J}\mathsf{A}}}\right)$$

Where:

 P_D = Maximum power dissipation of THS224x IC (watts)


 T_{MAX} = Absolute maximum junction temperature (150°C)

 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)






Figure 39. Maximum Power Dissipation vs Free-Air Temperature



TLV2241, TLV2242, TLV2244 FAMILY OF 1-µA/Ch RAIL-TO-RAIL INPUT/OUTPUT **OPERATIONAL AMPLIFIERS** SLOS329C - JULY 2000 REVISED - NOVEMBER 2000


APPLICATION INFORMATION


macromodel information

Macromodel information provided was derived using Microsim Parts™ Release 8, the model generation software used with Microsim PSpice™. The Boyle macromodel (see Note 2) and subcircuit in Figure 40 are generated using the TLV224x typical electrical and operating characteristics at T_A = 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit







PSpice and Parts are trademarks of MicroSim Corporation.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2241ID	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 125	22411	
TLV2241IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	VBEI	Samples
TLV2241IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	VBEI	Samples
TLV2241IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22411	Samples
TLV2241IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV22411	Samples
TLV2242CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2242C	Samples
TLV2242CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	2242C	Samples
TLV2242ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22421	Samples
TLV2242IDGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ALE	Samples
TLV2242IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ALE	Samples
TLV2242IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	TBD	Call TI	Call TI	-40 to 125		Samples
TLV2242IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22421	Samples
TLV2242IP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	TLV22421	Samples
TLV2244ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2244I	Samples
TLV2244IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV2244I	Samples
TLV2244IPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22441	Samples
TLV2244IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22441	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.



www.ti.com

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2241IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV2241IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2242CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2242IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2242IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2244IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2244IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

8-Feb-2025



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2241IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV2241IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV2242CDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2242IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2242IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV2244IDR	SOIC	D	14	2500	350.0	350.0	43.0
TLV2244IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

8-Feb-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLV2241IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2242CD	D	SOIC	8	75	505.46	6.76	3810	4
TLV2242CD	D	SOIC	8	75	507	8	3940	4.32
TLV2242ID	D	SOIC	8	75	507	8	3940	4.32
TLV2242ID	D	SOIC	8	75	505.46	6.76	3810	4
TLV2242IP	Р	PDIP	8	50	506	13.97	11230	4.32
TLV2244ID	D	SOIC	14	50	505.46	6.76	3810	4
TLV2244IPW	PW	TSSOP	14	90	530	10.2	3600	3.5

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated