TLV3011-EP 和 TLV3012-EP 具有集成 1.24V 电压基准的低功耗比较器（增强型产品）

1 特性

- VID V62/07604-01XE (TLV3011-EP)
- VID V62/23603-01XE (TLV3012-EP)
- 受控基线
  - 一个组装 - 测试基地
  - 一个制造基地
  - 延长了产品生命周期
- 为制造资源减少 (DMS) 提供增强型支持
- 扩展温度范围为 -55°C 至 125°C
- 低静态电流：3.1 µA（最大值）
- 集成系列电压基准：1.242 V
- 输入共模范围：超过电源轨 200mV
- 电压基准初始精度：1%
- 开漏输出 (TLV3011-EP)
- 推挽式输出 (TLV3012-EP)
- 集成迟滞（仅限 TLV3012-EP）
- 失效防护输入（仅限 TLV3012-EP）
- 上电复位（仅限 TLV3012-EP）
- 电源电压范围：1.65V 至 5.5V（仅限 TLV3012-EP）
- 快速响应时间：2 µs
- 微型封装：SOT-23-6

2 应用

- 电池供电型液位检测
- 数据采集
- 系统监测
- 振荡器
- 传感器系统

3 说明

TLV3011-EP 是一款低功耗、开漏输出比较器；TLV3012-EP 是一款推挽输出比较器。这两款器件都具有非限定的片上电压基准，静态电流为 3.1 µA（最大值），输入共模范围超出电源轨 200mV，单电源电压范围为 1.65V 至 5.5V。

集成的 1.242V 系列电压基准提供 100ppm/°C（最大值）的低温漂，在高达 10nF 的容性负载下保持稳定，并且可以提供高达 0.5mA（典型值）的输出电流。

TLV3011-EP 和 TLV3012-EP 采用微型 SOT-23-6 封装，可实现节省空间的设计。这两款器件的额定工作温度范围为 -55°C 至 125°C。

表 3-1. 器件信息

器件型号	封装 (1)	封装尺寸（标称值）
TLV3011-EP、TLV3012-EP	SOT-23 (6)	2.90mm × 1.60mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



TLV3012-EP 基准电压分布



TLV3012-EP 基准电压与温度间的关系

本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

Table of Contents

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (October 2006) to Revision A (May 2023)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式	1
• 添加了 TLV3012-EP 器件	1
• 针对新器件更新了*特性*、*说明* 和*器件信息* 表	1
• Added TLV3012-EP *Electircal Characteristics* Tables	4
• Added TLV3012-EP *Typical Characteristics* graphs	12
• Updated *Detailed Description* section	18

Copyright © 2023 Texas Instruments Incorporated

5 Pin Configuration and Functions



DBV Package
6-Pin SOT-23
Top View

表 5-1. Pin Functions

PIN		TYPE(1)	DESCRIPTION
NAME	NO.		
OUT	1	O	Comparator Output
V-	2	P	Negative Supply Voltage
IN+	3	I	Non-Inverting (Positive) Input
IN-	4	I	Inverting (Negative) Input
REF	5	O	Reference Voltage Output
V+	6	P	Positive Supply Voltage

Copyright © 2023 Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings - TLV3011-EP

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
	Supply voltage			7	V
	Signal input terminals	Voltage(2)	– 0.5	(V+) +0.5	V
		Current(2)		±10	mA
	Output short circuit(3)			Continous	
	Operating temperature range		– 55	125	°C
T_{stg}	Storage temperature range		– 65	150	°C
T_J	Junction temperature			150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to the network ground terminal.
(3) Short circuit to ground

6.2 Absolute Maximum Ratings - TLV3012-EP

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply voltage: V_S = (V+) – (V –)	– 0.5	7	V
Input pins (IN+, IN –) from (V –)(2)	– 0.5	7	V
Output (OUT) (Push-Pull) from (V –)	– 0.5	(V+) + 0.5	V
Output short circuit current(3)		10	mA
Junction temperature, T_J		150	°C
Storage temperature, T_{stg}	– 65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) Input pins are diode-clamped to (V –). Inputs (IN+, IN –) can be greater than (V+) as long as within the – 0.5 V to 7 V range. Inputs beyond – 0.3 V must be current-limited to less than – 10 mA, while inputs beyond 7 V must be externally voltage clamped.
(3) Short-circuit to (V –) or (V+).

6.3 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002(2) (TLV3012-EP Only)	±1000	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

Copyright © 2023 Texas Instruments Incorporated

6.4 Thermal Resistance Characteristics

THERMAL METRIC[1]		TLV3011-EP	TLV3012-EP	UNIT
		DBV (SOT-23)	DBV (SOT-23)	
		6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	191.9	162.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	123.9	78.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	38.7	42.1	°C/W
ψ_{JT}	Junction-to-top characterization parameter	21.2	21.2	°C/W
ψ_{JB}	Junction-to-board characterization parameter	38.2	41.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC package thermal metrics* report.

6.5 Recommended Operating Conditions - TLV3011-EP

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage: V_S = (V+) – (V–)	1.8	5.5	V
Input voltage range from (V–)	–0.2	(V+) + 0.2	V
Output voltage range from (V–)	–0.2	⩽ V+	V
Ambient temperature, T_A	–55	125	°C

6.6 Recommended Operating Conditions - TLV3012-EP

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage: V_S = (V+) – (V–)	Supply voltage: V_S = (V+) – (V–)	1.65	5.5	V
Input voltage range from (V–)		–0.2	(V+) + 0.2	V
Ambient temperature, T_A		–55	125	°C

Copyright © 2023 Texas Instruments Incorporated

6.7 Electrical Characteristics - TLV3011-EP

over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
Offset Voltage							
V_{OS}	Input offset voltage		V_{CM} = 0 V, I_O = 0 V		0.5	15	mV
dV_{OS}/dT	Input offset voltage vs temperature		T_A = –55°C to 125°C		±12		µV/°C
PSRR	Power supply rejection ratio		V_S = 1.8 V to 5.5 V		100	1000	µV/V
Input Bias Current							
I_S	Input bias current		V_{CM} = V_S/2		±10		pA
I_{OS}	Input offset current		V_{CM} = V_S/2		±10		pA
Input Voltage Range							
V_{CM}	Common-mode voltage range			(V–) – 0.2		(V+) + 0.2	V
CMRR	Common-mode rejection ratio		V_{CM} = –0.2 V to (V+) – 1.5 V	60	74		dB
			V_{CM} = –0.2 V to (V+) + 0.2 V	54	62		
Input Impedance							
	Common mode				10^{13} // 2		Ω // pF
	Differential				10^{13} // 4		Ω // pF
Switching Characteristics							
t_{pd}	Propagation delay time	Low to high	f = 10 kHz, V_{STEP} = 1 V, input overdrive = 10 mV		12		µs
			f = 10 kHz, V_{STEP} = 1 V, input overdrive = 100 mV		6		
		High to low	f = 10 kHz, V_{STEP} = 1 V, input overdrive = 10 mV		13.5		
			f = 10 kHz, V_{STEP} = 1 V, input overdrive = 100 mV		6.5		
t_r	Rise time		C_L = 10 pF		(1)		
t_f	Fall time		C_L = 10 pF		100		ns
Output							
V_{OL}	Voltage output low from rail		V_S = 5 V		160	200	mV
Voltage Reference							
V_{OUT}	Output voltage			1.208	1.242	1.276	V
	Initial accuracy					±1%	
dV_{OUT}/d_T	Temperature drift		–55°C ≤ T_A ≤ 125°C		40	100	ppm/°C
dV_{OUT}/dI_{LOAD}	Load regulation	Sourcing	0 mA < I_{SOURCE} ≤ 0.5 mA		0.36	1	mV/mA
		Sinking	0 mA < I_{SINK} ≤ 0.5 mA		6.6		
I_{LOAD}	Output current				0.5		mA
dV_{OUT}/dV_{IN}	Line regulation		1.8 V ≤ V_{IN} ≤ 5.5 V		10	100	µV/V
Noise							
	Reference voltage noise		f = 0.1 Hz to 10 Hz		0.2		mV_{PP}
Power Supply							
V_S	Specified voltage			1.8		5.5	V
	Operating voltage range			1.8		5.5	V
I_Q	Quiescent current		V_S = 5 V, V_O = High		2.8	5	µA

(1) t_r dependent on R_{PULLUP} and C_{LOAD}.

Copyright © 2023 Texas Instruments Incorporated

6.8 Electrical Characteristics - TLV3012-EP

For V_S (TOTAL SUPPLY VOLTAGE) = (V+) – (V–) = 1.8V and 5.5V, V_{CM} = V_S /2 at T_A = 25°C (Unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
V_{OS}	Input offset voltage	V_{CM} = (V–)	–6	±0.3	6	mV
V_{OS}	Input offset voltage	V_{CM} = (V–) T_A = –55°C to +125°C	–9		9	mV
dV_{IO}/dT	Input offset voltage drift	V_{CM} = (V–) T_A = –55°C to +125°C		±12		µV/°C
PSRR	power supply rejection ratio	V_{CM} = (V–) V_S = 1.65 V to 5.5 V T_A = –55°C to +125°C		100	1000	µV/V
V_{HYS}	Input hysteresis voltage	T_A = –55°C to +125°C	2	6	8	mV
INPUT BIAS CURRENT						
I_B	Input bias current	V_{CM} = V_S /2	–10(1)	±4.5	10(1)	pA
I_{OS}	Input offset current	V_{CM} = V_S /2	–10(1)	±1	10(1)	pA
INPUT COMMON MODE RANGE						
$V_{CM\text{-}Range}$	Common-mode voltage range	V_S = 1.8 V to 5.5 V T_A = –55°C to +125°C	(V–) – 0.2		(V+) + 0.2	V
CMRR	Common mode rejection ratio	V_{CM} = (V–) + 1.5V to (V+) + 0.2V T_A = –55°C to +125°C	60	74		dB
CMRR	Common mode rejection ratio	V_{CM} = (V–) - 0.2V to (V+) + 0.2V T_A = –55°C to +125°C	54	62		dB
R_{CM}	Input Common Mode Resistance			10^{13}		Ω
C_{IC}	Input Common Mode Capacitance			2		pF
INPUT IMPEDANCE						
R_{DM}	Input Differential Mode Resistance			10^{13}		Ω
C_{ID}	Input Differential Mode Capacitance			4		pF
OUTPUT						
V_{OL}	Voltage swing from (V–)	V_S = 5 V I_{SINK} = 5 mA T_A = –55°C to +125°C		160	200	mV
V_{OH}	Voltage swing from (V+)	V_S = 5 V I_{SOURCE} = 5 mA T_A = –55°C to +125°C		90	200	mV
VOLTAGE REFERENCE						
V_{OUT}	Reference Voltage		1.223	1.242	1.260	V
	Accuracy			±0.25%	±1.5%	
dV_{OUT}/d_T	Temperature Drift	T_A = –55°C to +125°C		40	100	ppm/℃
dV_{OUT}/dI_{LOAD}	Load Regulation, Sourcing	0 mA < I_{SOURCE} ⩽ 0.5 mA		0.36	1(1)	mV/mA
	Load Regulation, Sinking	0 mA < I_{SINK} ⩽ 0.5 mA		6.6		mV/mA
ILOAD	Output Current			0.5		mA
dV_{OUT}/dV_S	Line Regulation	1.65 V ⩽ V_S ⩽ 5.5 V		10	100(1)	µV/V

Copyright © 2023 Texas Instruments Incorporated

6.8 Electrical Characteristics - TLV3012-EP (continued)

For V_S (TOTAL SUPPLY VOLTAGE) = (V+) – (V–) = 1.8V and 5.5V, V_{CM} = V_S /2 at T_A = 25°C (Unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{noise}	Noise	f = 0.1 Hz to 10 Hz		0.2		mV_{PP}
POWER SUPPLY						
I_Q	Quiescent current per comparator	Output is logic high		2.4	3.1	µA
I_Q	Quiescent current per comparator	Output is logic high T_A = –55°C to +125°C			3.6	µA

(1) Ensured by characterization

6.9 Switching Characteristics - TLV3012-EP

For V_S (TOTAL SUPPLY VOLTAGE) = (V+) – (V–) = 1.8 V and 5.5 V, V_{CM} = V_S / 2 at T_A = 25°C (Unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
T_{PD-LH}	Propagation delay time, low-to-high (push-pull output)	f = 10 kHz, V_{STEP} = 200mV, V_{OD} = 100 mV, C_L = 10 pF		2	4	µs
T_{PD-HL}	Propagation delay time, high-to-low	f = 10 kHz, V_{STEP} = 200mV, V_{OD} = 100 mV, C_L = 10 pF		2	4	µs
T_{RISE}	Output Rise Time, 20% to 80%, push-pull output	C_L = 10 pF		10		ns
T_{FALL}	Output Fall Time, 80% to 20%	C_L = 10 pF		10		ns
T_{FALL}	Output Fall Time, 80% to 20%, open-drain output	R_L = 10 kΩ, C_L = 10 pF		10		ns
t_{ON}	Power on-time			1.9		ms

Copyright © 2023 Texas Instruments Incorporated

6.10 Typical Characteristics - TLV3011-EP



图 6-1. QUIESCENT CURRENT vs TEMPERATURE



图 6-2. QUIESCENT CURRENT vs OUTPUT SWITCHING FREQUENCY



图 6-3. INPUT BIAS CURRENT vs TEMPERATURE



图 6-4. OUTPUT LOW vs OUTPUT CURRENT



图 6-5. PROPAGATION DELAY (t_{PHL}) vs CAPACITIVE LOAD



图 6-6. PROPAGATION DELAY (t_{PLH}) vs INPUT OVERDRIVE

Copyright © 2023 Texas Instruments Incorporated

6.10 Typical Characteristics - TLV3011-EP (continued)



图 6-7. PROPAGATION DELAY (t_{PHL}) vs INPUT OVERDRIVE



图 6-8. PROPAGATION DELAY (t_{PLH}) vs TEMPERATURE



图 6-9. PROPAGATION DELAY (t_{PHL}) vs TEMPERATURE



图 6-10. PROPAGATION DELAY (t_{PLH})



图 6-11. PROPAGATION DELAY (t_{PHL})



图 6-12. PROPAGATION DELAY (t_{PLH})

Copyright © 2023 Texas Instruments Incorporated

6.10 Typical Characteristics - TLV3011-EP (continued)



图 6-13. PROPAGATION DELAY (t_{PHL})



图 6-14. REFERENCE VOLTAGE vs OUTPUT LOAD CURRENT (SOURCING)



图 6-15. REFERENCE VOLTAGE vs OUTPUT LOAD CURRENT (SINKING)



图 6-16. REFERENCE VOLTAGE vs TEMPERATURE



图 6-17. REFERENCE VOLTAGE DISTRIBUTION

Copyright © 2023 Texas Instruments Incorporated

6.11 Typical Characteristics - TLV3012-EP

For V_S (Total Supply Voltage) = (V+) – (V –) = +5V, V_{CM} = V_S /2 at T_A = 25°C , R_{PULLUP} = 1MΩ to V+, C_L = 15pF, V_{OD} = 100mV unless otherwise noted.



图 6-18. Output Swing vs. Output Sinking Current - 1.8V



图 6-19. Output Swing vs. Output Sourcing Current - 1.8V



图 6-20. Output Swing vs. Output Sinking Current - 3.3V



图 6-21. Output Swing vs. Output Sourcing Current - 3.3V



图 6-22. Output Swing vs. Output Sinking Current - 5V



图 6-23. Output Swing vs. Output Sourcing Current - 5V

Copyright © 2023 Texas Instruments Incorporated

6.11 Typical Characteristics - TLV3012-EP (continued)

For V_S (Total Supply Voltage) = (V+) – (V–) = +5V, V_{CM} = V_S /2 at T_A = 25°C , R_{PULLUP} = 1MΩ to V+, C_L = 15pF, V_{OD} = 100mV unless otherwise noted.



图 6-24. Supply Current vs. Temperature



图 6-25. Supply Current vs. Supply Voltage



图 6-26. Supply Current vs. Common Mode - 3.3V



图 6-27. Supply Current vs. Common Mode - 1.8V



图 6-28. Supply Current vs. Common Mode - 5V



图 6-29. High to Low Propagation Delay vs. Overdrive

Copyright © 2023 Texas Instruments Incorporated

6.11 Typical Characteristics - TLV3012-EP (continued)

For V_S (Total Supply Voltage) = (V+) – (V –) = +5V, V_{CM} = V_S /2 at T_A = 25°C , R_{PULLUP} = 1MΩ to V+, C_L = 15pF, V_{OD} = 100mV unless otherwise noted.



图 6-30. Low to High Propagation Delay vs. Overdrive



图 6-31. High to Low Propagation Delay vs. Temperature



图 6-32. Low to High Propagation Delay vs. Temperature



图 6-33. Reference Voltage vs. Temperature



图 6-34. Reference Voltage vs. Reference Output Sourcing Current



图 6-35. Reference Voltage vs. Reference Output Sinking Current

Copyright © 2023 Texas Instruments Incorporated

6.11 Typical Characteristics - TLV3012-EP (continued)

For V_S (Total Supply Voltage) = (V+) – (V–) = +5V, V_{CM} = V_S /2 at T_A = 25°C , R_{PULLUP} = 1MΩ to V+, C_L = 15pF, V_{OD} = 100mV unless otherwise noted.



图 6-36. Supply Current vs. Toggle Frequency - Open Drain Output



图 6-37. Supply Current vs. Toggle Frequency - Push-Pull Output



图 6-38. Hysteresis Voltage vs. Temperature



图 6-39. Hysteresis Voltage vs. Common Mode, 1.8V



图 6-40. Hysteresis Voltage vs. Common Mode, 3.3V



图 6-41. Hysteresis Voltage vs. Common Mode, 5V

Copyright © 2023 Texas Instruments Incorporated

6.11 Typical Characteristics - TLV3012-EP (continued)

For V_S (Total Supply Voltage) = (V+) – (V–) = +5V, V_{CM} = V_S /2 at T_A = 25°C , R_{PULLUP} = 1MΩ to V+, C_L = 15pF, V_{OD} = 100mV unless otherwise noted.



图 6-42. Hysteresis Voltage vs. Supply Voltage



图 6-43. Offset Voltage vs. Temperature, 1.8 V



图 6-44. Offset Voltage vs. Temperature, 3.3 V



图 6-45. Offset Voltage vs. Temperature, 5 V



图 6-46. Offset Voltage vs. Common Mode Voltage, 1.8 V



图 6-47. Offset Voltage vs. Common Mode Voltage, 3.3 V

Copyright © 2023 Texas Instruments Incorporated

6.11 Typical Characteristics - TLV3012-EP (continued)

For V_S (Total Supply Voltage) = (V+) – (V–) = +5V, V_{CM} = V_S /2 at T_A = 25°C , R_{PULLUP} = 1MΩ to V+, C_L = 15pF, V_{OD} = 100mV unless otherwise noted.



图 6-48. Offset Voltage vs. Common Mode Voltage, 5 V



图 6-49. Offset Voltage vs. Supply Voltage, 125°C



图 6-50. Offset Voltage vs. Supply Voltage, 25°C



图 6-51. Offset Voltage vs. Supply Voltage, -55°C

Copyright © 2023 Texas Instruments Incorporated

7 Detailed Description

7.1 Overview

The TLV301x-EP is a MicroPower comparator with an integrated reference that is well suited for compact, low-current, precision voltage detection applications. With a high-accuracy, internal reference of 1.242 V and 5 uA of quiescent current, the TLV301x-EP enables power conscious systems to monitor and respond quickly to fault conditions.

7.2 Functional Block Diagram



7.3 Feature Description

The TLV301x-EP is comprised of a rail-to-rail input comparator with open-drain or push-pull output options and a voltage reference that is externally available.

7.4 Device Functional Modes

The TLV3011-EP requires an operating voltage between 1.8 V and 5.5 V for the comparator output to reflect the voltage applied to the inputs. Similarly, the reference output (REF) will also be valid over the same operating voltage range.

7.4.1 Open Drain Output (TLV3011-EP)

The TLV3011-EP features an Open-Drain (sinking only) output that allows multiple devices to be driven by a single pull-up resistor to accomplish an OR function, making the TLV3011-EP useful for logic applications. The value of the pull-up resistor and supply voltage used will affect current consumption due to additional current drawn when the output is in a low state. This effect can be seen in the typical curve Quiescent Current vs Output Switching Frequency.

The pull-up voltage should NOT exceed the V+ suppply.

7.4.2 Push Pull Output (TLV3012-EP)

The TLV3012-EP has a "Push-Pull" output capable of both sinking and sourcing current. The push-pull output stage is optimal for reduced power budget applications by eliminating the need for a pull-up resistor and features no shoot-through current.

Do not tie push-pull outputs together.

7.4.3 Voltage Reference

The TLV301x-EP requires an operating voltage between 1.8 V and 5.5 V for the comparator output to reflect the voltage applied to the inputs. Similarly, the reference output (REF) will also be valid over the same operating voltage range.

The integrated 1.242-V voltage reference offers low 100-ppm/°C (maximum) drift provided on a seporate output pin that allows use of external dividers or to provide a reference voltage for other external circuitry. The reference is stable with up to a 10-nF capacitive load and can sink or source up to 500µA (typical) of output current.

Copyright © 2023 Texas Instruments Incorporated

7.4.4 Fail-Safe Input (TLV3012-EP Only)

This section does **NOT** apply to the open drain output TLV3011-EP.

The TLV3012-EP inputs are Fail-Safe up to 5.5V independent of V+ voltage. Fail-Safe is defined as maintaining the same high input impedance when V+ is unpowered or within the recommended operating ranges.

The Fail-Safe inputs can be any value between 0 V and 5.5 V, even while V+ is zero or ramping up or down. This feature avoids power sequencing issues as long as the input voltage range and supply voltage are within the specified ranges.

This is possible since the inputs are not clamped to V+ and the input current maintains its value even when a higher voltage is applied to the inputs.

As long as one of the input pins remains within the valid input range, and the supply voltage is valid and not in POR, the output state will be correct. The specified input voltage range is -0.2 V to (V+) + 0.2 V.

The following is a summary of the TLV3012-EP device input voltage excursions and their outcomes:

1. When both IN- and IN+ are within the specified input voltage range:
   a. If IN- is higher than IN+ and the offset voltage, the output is low.
   b. If IN- is lower than IN+ and the offset voltage, the output is high.
2. When IN- is higher than the specified input voltage range and IN+ is within the specified voltage range, the output is low.
3. When IN+ is higher than the specified input voltage range and IN- is within the specified input voltage range, the output is high
4. When IN- and IN+ are both outside the specified input voltage range, the output state is **indeterminate** (random). *Do not* operate in this region.

Because the inputs do not have upper ESD diode clamps to V+, input voltages must be externally clamped to below 5.5 V if the source could possibly exceed 5.5 V. A current limiting resistor in series with the input is also recommend in case of input transients.

7.4.5 Power-On Reset (POR) (TLV3012-EP Only)

This section does **NOT** apply to the open-drain output TLV3011-EP.

The TLV3012-EP has an internal Power-on-Reset (POR) circuit for known start-up or power-down conditions. While the power supply (V+) is ramping up or ramping down, the POR circuitry will be activated for up to 1.9ms after the minimum supply voltage threshold is crossed, or immediately when the supply voltage drops below minimum supply. When the supply voltage is equal to or greater than the minimum supply voltage, and after the delay period, the comparator output reflects the state of the differential input (V_{ID}). This delay is long enough to allow the reference output to stabilize with up to a 10nF capacitive load.

During the POR period (t_{on}), the outputs will be low (sinking)



图 7-1. Power-On Reset Example Timing Diagram for TLV3012-EP

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

The TLV301x-EP comparator family with on-chip 1.242-V series reference with the choice of either open-drain or push-pull output stages.

A typical supply current of 2.8 μA and small packaging combine with 1.8-V supply requirements to make the TLV301x-EP devices optimal for battery and portable designs.

图 8-1 shows the typical connections for the TLV301x-EP device.



(1) Use R_{PULLUP} with the TLV3011 only.

图 8-1. Basic Connections of the TLV301x-EP

8.1.1 External Hysteresis

Comparator inputs have no noise immunity within the range of specified offset voltage (±12 mV). For noisy input signals, the comparator output may display multiple switching as input signals move through the switching threshold. The typical comparator threshold of the TLV301x-EP is ±0.5 mV. To prevent multiple switching within the comparason threshold of the comparator, external hysteresis may be added by connecting a small amount of feedback to the positive input. 图 8-2 shows a typical topology used to introduce hysteresis, described by this equation:

$$V_{HYST} = \frac{V+ \times R1}{R1 + R2}$$



(1) Use R_{PULLUP} with the TLV3011 only.

图 8-2. Adding Hysteresis

Copyright © 2023 Texas Instruments Incorporated

V_{HYST} sets the value of the transition voltage required to switch the comparator output by increasing the threshold region, thereby reducing sensitivity to noise.

8.2 Typical Application

8.2.1 Under Voltage Detection

Under-voltage detection is frequently required to alert the system that a battery voltage has dropped below the usable voltage level. 图 8-3 shows a simple under-voltage detection circuit using the TLV3012-EP which is configured as a non-inverting comparator with the integrated 1.242 V reference is externally connected to the inverting input pin (IN-).



图 8-3. Under-Voltage Detection

8.2.1.1 Design Requirements

For this design, follow these design requirements:

- Operate from power supply that powers the microcontroller.
- Under-voltage alert is active low.
- Logic low output when V_{BAT} is less than 2.0V.

8.2.1.2 Detailed Design Procedure

Configure the circuit as shown in 图 8-3. Connect (V+) to V_{BAT} which also powers the microcontroller. Resistors R_1 and R_2 create the under-voltage alert level of 2.0 V. When the battery voltage sags down to 2.0 V, the resistor divider voltage crosses V_{REF}, the 1.242 V reference threshold of the TLV3012-EP. This causes the comparator output to transition from a logic high to a logic low. The push-pull output of the TLV3012-EP is selected since the comparator operating voltage is shared with the microcontroller which is receiving the under-voltage alert signal.

方程式 1 is derived from the analysis of 图 8-3.

$$V_{REF} = \frac{R_2}{R_1 + R_2} \times V_{BAT} \tag{1}$$

where

- R_1 and R_2 are the resistor values for the resistor divider connected to IN+
- V_{BAT} is the voltage source that is being monitored for an undervoltage condition.
- V_{REF} is the falling edge threshold where the comparator output changes state from high to low

Rearranging 方程式 1 and solving for R_1 yields 方程式 2.

Copyright © 2023 Texas Instruments Incorporated

$$R_1 = \frac{(V_{BAT} - V_{REF})}{V_{REF}} \times R_2 \quad (2)$$

For the specific undervoltage detection of 2.0 V using the TLV3012-Q1, the following results are calculated.

$$R_1 = \frac{(2.0 - 1.242)}{1.242} \times 1M = 610\ k\Omega \quad (3)$$

where:

- R_2 is set to 1 MΩ
- V_{BAT} is set to 2.0 V
- V_{REF} is set to1.242 V

Choose R_{TOTAL} (R_1 + R_2) such that the current through the divider is at least 100 times higher than the input bias current (I_{BIAS}). The resistors can have high values to minimize current consumption in the circuit without adding significant error to the resistive divider.

8.2.1.3 Application Performance Plots



图 8-4.

Copyright © 2023 Texas Instruments Incorporated

8.3 Power Supply Recommendations

The TLV3012x-EP has a recommended operating voltage range (V_S) of 1.8 V to 5.5 V. V_S is defined as (V+) – (V-).

Therefore, the supply voltages used to create V_S can be single-ended or bipolar. For example, single-ended supply voltages of 5 V and 0 V and bipolar supply voltages of +2.5 V and – 2.5 V create comparable operating voltages for V_S.

However, when bipolar supply voltages are used, it is important to realize that the reference (REF) and logic low level of the comparator output is referenced to (V-). Output capacitive loading and output toggle rate will cause the average supply current to rise over the quiescent current in the EC Table.

8.4 Layout

8.4.1 Layout Guidelines

To minimize supply noise, power supplies should be capacitively decoupled by a 0.1-μF ceramic capacitor. Comparators are sensitive to input noise and precautions such as proper grounding (use of ground plane), supply bypassing, and guarding of high-impedance nodes minimize the effects of noise and help to ensure specified performance.

8.4.2 Layout Example



图 8-5. Layout Example

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 *订阅更新* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

9.4 静电放电警告

静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.5 术语表

TI 术语表	本术语表列出并解释了术语、首字母缩略词和定义。

Copyright © 2023 Texas Instruments Incorporated

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV3011AMDBVREP	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BTV	Samples
TLV3012AMDBVREP	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	2QDF	Samples
V62/07604-01XE	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BTV	Samples
V62/23603-01XE	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	2QDF	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV3011-EP, TLV3012-EP :

- Catalog : TLV3011, TLV3012

- Automotive : TLV3011-Q1, TLV3012-Q1

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3011AMDBVREP	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3011AMDBVREP	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3012AMDBVREP	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3011AMDBVREP	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV3011AMDBVREP	SOT-23	DBV	6	3000	200.0	183.0	25.0
TLV3012AMDBVREP	SOT-23	DBV	6	3000	210.0	185.0	35.0

PACKAGE OUTLINE

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Refernce JEDEC MO-178.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DCK0006A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214835/D 11/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Falls within JEDEC MO-203 variation AB.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4214835/D 11/2024

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4214835/D 11/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司