

# TLV936x-Q1 适用于成本敏感型系统的汽车级 10MHz、40V、轨至轨输出运算放大器

## 1 特性

- 符合面向汽车应用的 AEC-Q100 标准
  - 温度等级 1：-40°C 至 +125°C
  - 人体放电模型 (HBM) 静电放电 (ESD) 分级等级：2A
  - 充电器件模型 (CDM) ESD 分级等级：C6
- 低失调电压： $\pm 400\mu\text{V}$
- 低失调电压漂移： $\pm 1.25\mu\text{V}/^\circ\text{C}$
- 低噪声：1kHz 时为  $8.5\text{nV}/\sqrt{\text{Hz}}$ ， $6\text{nV}/\sqrt{\text{Hz}}$  宽带
- 高共模抑制：110dB
- 低偏置电流： $\pm 10\text{pA}$
- 轨到轨输出
- 高带宽：10.6MHz GBW，单位增益稳定
- 高压摆率：25V/ $\mu\text{s}$
- 低静态电流：每个放大器 2.6mA
- 宽电源电压： $\pm 2.25\text{V}$  至  $\pm 20\text{V}$ ，4.5V 至 40V
- 强大的 EMIRR 性能

## 2 应用

- 汽车音响主机
- 数字驾驶舱处理单元
- 远程信息处理控制单元
- 紧急呼叫 (eCall)
- 汽车有源噪声消除
- 汽车外部放大器

## 3 说明

TLV936x-Q1 系列 ( TLV9361-Q1、TLV9362-Q1 和 TLV9364-Q1 ) 是一个符合 AEC-Q100 汽车标准的 40V 成本优化型运算放大器系列。

这些器件具有出色的直流和交流规格，包括轨至轨输出、低输入电压噪声密度 ( $6\text{nV}/\sqrt{\text{Hz}}$ )、低失调电压 (典型值为  $\pm 400\mu\text{V}$ )、低温漂 (典型值为  $\pm 1.25\mu\text{V}/^\circ\text{C}$ ) 和 10.6MHz 带宽。


TLV936x-Q1 的特性 ( 例如 EMIRR 滤波、大输出电流 ( $\pm 60\text{mA}$ ) 以及高压摆率 ( $25\text{V}/\mu\text{s}$ ) ) 使其成为了一款可靠的运算放大器，适用于高电压成本敏感型应用。

TLV936x-Q1 系列运算放大器采用标准封装，额定工作温度范围为 -40°C 至 125°C。

### 封装信息

器件型号 <sup>(1)</sup>	封装	封装尺寸 <sup>(2)</sup>
TLV9361-Q1	DBV ( SOT-23 , 5 )	2.9mm × 2.8mm
	DCK ( SC70 , 5 )	2mm × 2.1mm
TLV9362-Q1	D ( SOIC , 8 )	4.9mm × 6mm
	DGK ( VSSOP , 8 )	3mm × 4.9mm
	PW ( TSSOP , 8 )	3mm × 6.4mm
TLV9364-Q1	D ( SOIC , 14 )	8.65mm × 6mm
	PW ( TSSOP , 14 )	5mm × 6.4mm

- 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。
- 封装尺寸 ( 长 × 宽 ) 为标称值，并包括引脚 ( 如适用 )。



$$\frac{V_{\text{OUT}}}{V_{\text{IN}}} = \left( 1 + \frac{R_F}{R_G} \right) \left( \frac{1}{1 + sR_1 C_1} \right)$$

### TLV936x-Q1 应用于单极低通滤波器




## Table of Contents

<b>1 特性</b> .....	1	6.4 Device Functional Modes.....	24
<b>2 应用</b> .....	1	<b>7 Application and Implementation</b> .....	25
<b>3 说明</b> .....	1	7.1 Application Information.....	25
<b>4 Pin Configuration and Functions</b> .....	3	7.2 Typical Applications.....	25
<b>5 Specifications</b> .....	6	7.3 Power Supply Recommendations.....	26
5.1 Absolute Maximum Ratings.....	6	7.4 Layout.....	27
5.2 ESD Ratings.....	6	<b>8 Device and Documentation Support</b> .....	29
5.3 Recommended Operating Conditions.....	6	8.1 Device Support.....	29
5.4 Thermal Information for Single Channel.....	6	8.2 Documentation Support.....	29
5.5 Thermal Information for Dual Channel.....	7	8.3 接收文档更新通知.....	29
5.6 Thermal Information for Quad Channel.....	7	8.4 支持资源.....	29
5.7 Electrical Characteristics.....	8	8.5 Trademarks.....	29
5.8 Typical Characteristics.....	11	8.6 静电放电警告.....	30
<b>6 Detailed Description</b> .....	18	8.7 术语表.....	30
6.1 Overview.....	18	<b>9 Revision History</b> .....	30
6.2 Functional Block Diagram.....	18	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	30
6.3 Feature Description.....	19		

## 4 Pin Configuration and Functions



**图 4-1. TLV9361-Q1 DBV Package  
5-Pin SOT-23  
(Top View)**



**图 4-2. TLV9361-Q1 DCK Package  
5-Pin SC70  
(Top View)**

**表 4-1. Pin Functions: TLV9361-Q1**

NAME	PIN		TYPE <sup>(1)</sup>	DESCRIPTION
	SOT-23	SC70		
IN+	3	1	I	Non-inverting input
IN -	4	3	I	Inverting input
OUT	1	4	O	Output
V+	5	5	—	Positive (highest) power supply
V -	2	2	—	Negative (lowest) power supply

(1) I = input, O = output



图 4-3. TLV9362-Q1 D, DGK, and PW Package  
 8-Pin SOIC, VSSOP, and TSSOP  
 (Top View)

表 4-2. Pin Functions: TLV9362-Q1

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
IN1+	3	I	Non-inverting input, channel 1
IN1 -	2	I	Inverting input, channel 1
IN2+	5	I	Non-inverting input, channel 2
IN2 -	6	I	Inverting input, channel 2
OUT1	1	O	Output, channel 1
OUT2	7	O	Output, channel 2
V+	8	—	Positive (highest) power supply
V -	4	—	Negative (lowest) power supply

(1) I = input, O = output



**图 4-4. TLV9364-Q1 D and PW Package,  
SOIC and TSSOP  
(Top View)**

**表 4-3. Pin Functions: TLV9364-Q1**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
IN1+	3	I	Non-inverting input, channel 1
IN1 -	2	I	Inverting input, channel 1
IN2+	5	I	Non-inverting input, channel 2
IN2 -	6	I	Inverting input, channel 2
IN3+	10	I	Non-inverting input, channel 3
IN3 -	9	I	Inverting input, channel 3
IN4+	12	I	Non-inverting input, channel 4
IN4 -	13	I	Inverting input, channel 4
OUT1	1	O	Output, channel 1
OUT2	7	O	Output, channel 2
OUT3	8	O	Output, channel 3
OUT4	14	O	Output, channel 4
V+	4	—	Positive (highest) power supply
V -	11	—	Negative (lowest) power supply

(1) I = input, O = output

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$		0	42	V
Signal input pins	Common-mode voltage <sup>(3)</sup>	$(V-) - 0.5$	$(V+) + 0.5$	V
	Differential voltage <sup>(3)</sup>		$V_S + 0.2$	V
	Current <sup>(3)</sup>	- 10	10	mA
Output short-circuit <sup>(2)</sup>		Continuous		
Operating ambient temperature, $T_A$		- 55	150	°C
Junction temperature, $T_J$			150	°C
Storage temperature, $T_{stg}$		- 65	150	°C

- Operating the device beyond the ratings listed under *Absolute Maximum Ratings* causes permanent damage to the device. These are stress ratings only, based on process and design limitations, and this device has not been designed to function outside the conditions indicated under *Recommended Operating Conditions*. Exposure to any condition outside *Recommended Operating Conditions* for extended periods, including absolute-maximum-rated conditions, can affect device reliability and performance.
- Short-circuit to ground, one amplifier per package. Extended short-circuit current, especially with higher supply voltage, can cause excessive heating and eventual destruction.
- Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails must be current limited to 10mA or less.

### 5.2 ESD Ratings

			VALUE	UNIT
TLV9361-Q1				
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1500	
TLV9362-Q1 and TLV9364-Q1				
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1500	

- JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_S$	Supply voltage, $(V+) - (V-)$	4.5	40	V
$V_I$	Common mode voltage range	$(V-)$	$(V+) - 2$	V
$T_A$	Specified temperature	- 40	125	°C

### 5.4 Thermal Information for Single Channel

THERMAL METRIC <sup>(1)</sup>		TLV9361-Q1		UNIT
		DBV (SOT-23)	DCK (SC70)	
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	189.3	202.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	86.8	111.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.9	51.6	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	23.6	25.8	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	55.5	51.4	°C/W

THERMAL METRIC <sup>(1)</sup>		TLV9361-Q1		UNIT
		DBV (SOT-23)	DCK (SC70)	
		5 PINS	5 PINS	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 5.5 Thermal Information for Dual Channel

THERMAL METRIC <sup>(1)</sup>		TLV9362-Q1			Unit
		D (SOIC)	DGK (VSSOP)	PW (TSSOP)	
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	130.8	173.9	159.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	74.0	65.7	67.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	74.3	95.6	98.1	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	25.8	10.9	9.1	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	73.5	94.1	96.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 5.6 Thermal Information for Quad Channel

THERMAL METRIC <sup>(1)</sup>		TLV9364-Q1		UNIT
		D (SOIC)	PW (TSSOP)	
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.9	120.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.1	50.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	51.4	63.1	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	15.3	8.1	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	51.0	62.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 5.7 Electrical Characteristics

For  $V_S = (V+) - (V-) = 4.5\text{ V to }40\text{ V}$  ( $\pm 2.25\text{ V to } \pm 20\text{ V}$ ) at  $T_A = 25^\circ\text{C}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>OFFSET VOLTAGE</b>							
$V_{OS}$	Input offset voltage	$V_{CM} = V-$		$\pm 0.4$	$\pm 1.7$		mV
			$T_A = -40^\circ\text{C to }125^\circ\text{C}$		$\pm 2$		
$dV_{OS}/dT$	Input offset voltage drift	$V_{CM} = V-$	$T_A = -40^\circ\text{C to }125^\circ\text{C}$		$\pm 1.25$		$\mu\text{V}/^\circ\text{C}$
PSRR	Input offset voltage versus power supply	$V_{CM} = V-, V_S = 5\text{ V to }40\text{ V}^{(1)}$	$T_A = -40^\circ\text{C to }125^\circ\text{C}$		$\pm 1.5$	$\pm 7.5$	$\mu\text{ V/V}$
	DC channel separation				1		$\mu\text{V/V}$
<b>INPUT BIAS CURRENT</b>							
$I_B$	Input bias current				$\pm 10$		pA
$I_{OS}$	Input offset current				$\pm 10$		pA
<b>NOISE</b>							
$E_N$	Input voltage noise	$f = 0.1\text{ Hz to }10\text{ Hz}$			6		$\mu\text{ V}_{PP}$
					1		$\mu\text{V}_{RMS}$
$e_N$	Input voltage noise density			$f = 1\text{ kHz}$	8.5		$\text{nV}/\sqrt{\text{Hz}}$
				$f = 10\text{ kHz}$	6		
$i_N$	Input current noise density		$f = 1\text{ kHz}$		100		$\text{fA}/\sqrt{\text{Hz}}$
<b>INPUT VOLTAGE RANGE</b>							
$V_{CM}$	Common-mode voltage range			$(V-)$		$(V+) - 2$	V
CMRR	Common-mode rejection ratio	$V_S = 40\text{ V}, V- < V_{CM} < (V+) - 2\text{ V}$	$T_A = -40^\circ\text{C to }125^\circ\text{C}$	95	110		dB
		$V_S = 5\text{ V}, V- < V_{CM} < (V+) - 2\text{ V}^{(1)}$		75	85		
<b>INPUT IMPEDANCE</b>							
$Z_{ID}$	Differential				$100 \parallel 9$		$\text{M}\Omega \parallel \text{pF}$
$Z_{ICM}$	Common-mode				$6 \parallel 1$		$\text{T}\Omega \parallel \text{pF}$
<b>OPEN-LOOP GAIN</b>							
$A_{OL}$	Open-loop voltage gain	$V_S = 40\text{ V}, V_{CM} = V_S / 2, (V-) + 0.1\text{ V} < V_O < (V+) - 0.1\text{ V}$	$T_A = -40^\circ\text{C to }125^\circ\text{C}$	115	130		dB
		$V_S = 40\text{ V}, V_{CM} = V_S / 2, (V-) + 0.12\text{ V} < V_O < (V+) - 0.12\text{ V}$			130		
		$V_S = 5\text{ V}, V_{CM} = V_S / 2, (V-) + 0.1\text{ V} < V_O < (V+) - 0.1\text{ V}^{(1)}$		100	120		
			$T_A = -40^\circ\text{C to }125^\circ\text{C}$		120		
<b>FREQUENCY RESPONSE</b>							
GBW	Gain-bandwidth product				10.6		MHz
SR	Slew rate	$V_S = 40\text{ V}, G = +1, V_{STEP} = 10\text{ V}, C_L = 20\text{ pF}^{(3)}$			25		$\text{V}/\mu\text{s}$
$t_s$	Settling time	$\text{To }0.1\%, V_S = 40\text{ V}, V_{STEP} = 10\text{ V}, G = +1, C_L = 20\text{ pF}$			0.65		$\mu\text{s}$
		$\text{To }0.1\%, V_S = 40\text{ V}, V_{STEP} = 2\text{ V}, G = +1, C_L = 20\text{ pF}$			0.3		
		$\text{To }0.01\%, V_S = 40\text{ V}, V_{STEP} = 10\text{ V}, G = +1, C_L = 20\text{ pF}$			0.86		
		$\text{To }0.01\%, V_S = 40\text{ V}, V_{STEP} = 2\text{ V}, G = +1, C_L = 20\text{ pF}$			0.44		
	Phase margin	$G = +1, R_L = 10\text{ k}\Omega, C_L = 20\text{ pF}$			64		$^\circ$
	Overload recovery time	$V_{IN} \times \text{gain} > V_S$			170		ns



For  $V_S = (V+) - (V-) = 4.5\text{ V to }40\text{ V}$  ( $\pm 2.25\text{ V to } \pm 20\text{ V}$ ) at  $T_A = 25^\circ\text{C}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
THD+N	Total harmonic distortion + noise	$V_S = 40\text{ V}$ , $V_O = 3\text{ V}_{RMS}$ , $G = 1$ , $f = 1\text{ kHz}$ , $R_L = 10\text{ k}\Omega$	0.0001%				
			120			dB	
		$V_S = 10\text{ V}$ , $V_O = 3\text{ V}_{RMS}$ , $G = 1$ , $f = 1\text{ kHz}$ , $R_L = 128\ \Omega$	0.0056%				
			85			dB	
		$V_S = 10\text{ V}$ , $V_O = 0.4\text{ V}_{RMS}$ , $G = 1$ , $f = 1\text{ kHz}$ , $R_L = 32\ \Omega$	0.00056%				
			105			dB	







For  $V_S = (V+) - (V-) = 4.5\text{ V to }40\text{ V}$  ( $\pm 2.25\text{ V to } \pm 20\text{ V}$ ) at  $T_A = 25^\circ\text{C}$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$ , unless otherwise noted.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>OUTPUT</b>							
	Voltage output swing from rail	Positive and negative rail headroom	$V_S = 40\text{ V}, R_L = \text{no load}$	10			mV
			$V_S = 40\text{ V}, R_L = 10\text{ k}\Omega$	60	100		
			$V_S = 40\text{ V}, R_L = 2\text{ k}\Omega$	250	400		
$I_{SC}$	Short-circuit current			$\pm 60^{(2)}$			mA
$C_{LOAD}$	Capacitive Load Drive			See <a href="#">图 5-28</a>			pF
$Z_O$	Open-loop output impedance	$I_O = 0\text{ A}$		See <a href="#">图 5-25</a>			$\Omega$
<b>POWER SUPPLY</b>							
$I_Q$	Quiescent current per amplifier	$I_O = 0\text{ A}$		2.6	3		mA
			$T_A = -40^\circ\text{C to }125^\circ\text{C}$			3.2	

- (1) Specified by characterization only.
- (2) At high supply voltage, placing the TLV936x in a sudden short to mid-supply or ground will lead to rapid thermal shutdown. Output current greater than  $I_{SC}$  can be achieved if rapid thermal shutdown is avoided as per [图 5-12](#).
- (3) See [图 5-11](#) for more information.







### 5.8 Typical Characteristics

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{k}\Omega$  (unless otherwise noted)



## 5.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{k}\Omega$  (unless otherwise noted)



### 5.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{k}\Omega$  (unless otherwise noted)




图 5-13. Output Voltage Swing vs Output Current (Sinking)




图 5-14. Output Voltage Swing vs Output Current (Sourcing)




图 5-15. Output Voltage Swing vs Output Current (Sinking)




图 5-16. CMRR and PSRR vs Frequency




图 5-17. CMRR vs Temperature










图 5-18. CMRR vs Temperature

## 5.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{k}\Omega$  (unless otherwise noted)



### 5.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{k}\Omega$  (unless otherwise noted)






图 5-25. Open-Loop Output Impedance vs Frequency




20mV<sub>pp</sub> Output Step, G = -1

图 5-26. Small-Signal Overshoot vs Capacitive Load




20mV<sub>pp</sub> Output Step, G = +1

图 5-27. Small-Signal Overshoot vs Capacitive Load




G = +1

图 5-28. Phase Margin vs Capacitive Load



G = -10

图 5-29. Positive Overload Recovery




G = -10

图 5-30. Negative Overload Recovery

## 5.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{k}\Omega$  (unless otherwise noted)





### 5.8 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 20\text{V}$ ,  $V_{CM} = V_S / 2$ ,  $R_{LOAD} = 10\text{k}\Omega$  (unless otherwise noted)




图 5-37. EMIRR (Electromagnetic Interference Rejection Ratio) vs Frequency D012

## 6 Detailed Description


### 6.1 Overview

The TLV936x-Q1 family (TLV9361-Q1, TLV9362-Q1, and TLV9364-Q1) is a family of 40V, cost-optimized operational amplifiers. These devices offer strong general-purpose DC and AC specifications, including rail-to-rail output, low offset ( $\pm 400\mu\text{V}$ , typical), low offset drift ( $\pm 1.25\mu\text{V}/^\circ\text{C}$ , typical), and 10.6MHz bandwidth.

Convenient features such as wide differential input-voltage range, high output current ( $\pm 60\text{mA}$ ), and high slew rate ( $25\text{V}/\mu\text{s}$ ) make the TLV936x-Q1 a robust operational amplifier for high-voltage, cost-sensitive applications.

The TLV936x-Q1 family of op amps is available in standard packages and is specified from  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ .

### 6.2 Functional Block Diagram



## 6.3 Feature Description

### 6.3.1 EMI Rejection

The TLV936x-Q1 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the TLV936x-Q1 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10MHz to 6GHz. 图 6-1 shows the results of this testing on the TLV936x-Q1. 表 6-1 lists the EMIRR IN+ values for the TLV936x-Q1 at particular frequencies commonly encountered in real-world applications. 表 6-1 lists applications that can be centered on or operated near the particular frequency shown. The *EMI Rejection Ratio of Operational Amplifiers* application report contains detailed information on the topic of EMIRR performance as relates to op amps and is available for download from [www.ti.com](http://www.ti.com).




图 6-1. EMIRR Testing

表 6-1. TLV936x-Q1 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	50.0dB
900MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6GHz), GSM, aeronautical mobile, UHF applications	56.3dB
1.8GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1GHz to 2GHz)	65.6dB
2.4GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2GHz to 4GHz)	70.0dB
3.6GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	78.9dB
5GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4GHz to 8GHz)	91.0dB

### 6.3.2 Thermal Protection

The internal power dissipation of any amplifier causes the internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the TLV936x-Q1 is 150°C. Exceeding this temperature causes damage to the device. The TLV936x-Q1 has a thermal protection feature that reduces damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 170°C. 图 6-2 shows an application example for the TLV9362-Q1 that has significant self heating because of the power dissipation (0.954W). In this example, both channels have a quiescent power dissipation while one of the channels has a significant load. Thermal calculations indicate that for an ambient temperature of 55°C, the device junction temperature reaches 180°C. The actual device, however, turns off the output drive to recover towards a safe junction temperature. 图 6-2

shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3V.

When self heating causes the device junction temperature to increase above the internal limit, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor  $R_L$ . If the condition that caused excessive power dissipation is not removed, the amplifier oscillates between a shutdown and enabled state until the output fault is corrected. Please note that thermal performance can vary greatly depending on the package selected and the PCB layout design. This example uses the thermal performance of the SOIC (8) package.




图 6-2. Thermal Protection

### 6.3.3 Capacitive Load and Stability

The TLV936x-Q1 features an output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to driver large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see 图 6-3 and 图 6-4. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation.




图 6-3. Small-Signal Overshoot vs Capacitive Load (20mV<sub>pp</sub> Output Step, G = +1)




图 6-4. Small-Signal Overshoot vs Capacitive Load (20mV<sub>pp</sub> Output Step, G = -1)

For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small resistor,  $R_{ISO}$ , in series with the output, as shown in 图 6-5. This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio  $R_{ISO} / R_L$ , and is generally negligible at low output levels. A high capacitive load drive makes the TLV936x-Q1 an excellent choice for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in 图 6-5 uses an isolation

resistor,  $R_{ISO}$ , to stabilize the output of an op amp.  $R_{ISO}$  modifies the open-loop gain of the system for increased phase margin.




图 6-5. Extending Capacitive Load Drive With the TLV9361-Q1

### 6.3.4 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and relevance to an electrical overstress event is helpful. 图 6-6 shows an illustration of the ESD circuits contained in the TLV936x-Q1 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




图 6-6. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very short in duration and very high voltage (for example; 1kV, 100ns), whereas an EOS event is long duration and lower voltage (for example; 50V, 100ms). The ESD diodes are designed for out-of-circuit ESD protection (that is; during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

### 6.3.5 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV936x-Q1 is approximately 170ns.

### 6.3.6 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier exhibits some amount of deviation from the ideal value, like the input offset voltage of an amplifier. These deviations often follow *Gaussian (bell curve)*, or *normal* distributions, and circuit designers leverage this information to guard band systems, even when there are no minimum or maximum specifications in the [Electrical Characteristics](#) table.




图 6-7. Ideal Gaussian Distribution

图 6-7 显示了一个分布示例，其中  $\mu$ ，或  $mu$ ，是分布的均值，而  $\sigma$ ，或  $sigma$ ，是系统的标准偏差。对于具有这种分布的规格，大约三分之二（68.26%）的所有单元可以预期具有一个值在均值的正负一个标准偏差（从  $\mu - \sigma$  到  $\mu + \sigma$ ）之内。

取决于规格，表中 *typical* 列中的值以不同的方式表示。作为一般规则，如果规格自然具有非零均值（例如，像增益带宽），那么典型值等于均值 ( $\mu$ )。然而，如果规格自然具有接近零的均值（例如，像输入失调电压），那么典型值等于均值加一个标准偏差 ( $\mu + \sigma$ ) 以最能准确地表示典型值。

使用此图表来计算单位中规格的概率；例如，对于 TLV936x-Q1，典型输入电压失调为  $400\mu\text{V}$ ，所以 68.2% 的所有 TLV936x-Q1 器件预期具有从  $-400\mu\text{V}$  到  $400\mu\text{V}$  的失调。在  $4\sigma$  ( $\pm 1600\mu\text{V}$ )，99.9937% 的分布具有失调电压小于  $\pm 1600\mu\text{V}$ ，这意味着 0.0063% 的种群在这些限制之外，这对应于大约 1 在 15,873 个单元中。

规格具有在最小或最大列中的值的由 TI 指定，并且超出这些限制的单元从生产材料中移除。例如，TLV936x-Q1 系列具有在  $125^\circ\text{C}$  时的最大失调电压为  $1.7\text{mV}$ ，即使这对应于大约  $4.25\sigma$  ( $\approx 2$  在 100,000 个单元中)，这不太可能，TI 验证任何具有大于  $1.7\text{mV}$  失调的单元从生产材料中移除。

对于没有最小或最大列中的值的规格，考虑为您的应用选择足够的 guardband，并使用此值设计最坏情况条件。例如， $6\sigma$  值对应于大约 1 在 500 百万个单元中，这是一个极其不可能的机会，并且可以作为一个宽 guardband 来设计系统。在这种情况下，TLV936x-Q1 系列没有失调电压漂移的最大或最小值，但基于 *Electrical Characteristics* 表中的典型值  $1.25\mu\text{V}/^\circ\text{C}$ ， $6\sigma$  值的失调电压漂移是大约  $7.5\mu\text{V}/^\circ\text{C}$ 。在设计最坏情况系统条件时，使用此值来估计没有实际最小或最大值的最坏可能失调。

然而，过程变化和随时间的调整可以移动典型均值和标准偏差，除非在最小或最大规格列中有值，TI 无法验证器件的性能。此信息必须仅用于估计器件的性能。

## 6.4 Device Functional Modes

The TLV936x-Q1 has a single functional mode and is operational when the power-supply voltage is greater than 4.5V ( $\pm 2.25V$ ). The maximum power supply voltage for the TLV936x-Q1 is 40V ( $\pm 20V$ ).



## 7 Application and Implementation

### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

The TLV936x-Q1 family offers excellent DC precision and DC performance. These devices operate up to 40V supply rails and offer true rail-to-rail output, low offset voltage and offset voltage drift, as well as 10.6MHz bandwidth and high output drive. These features make the TLV936x-Q1 a robust, high-performance operational amplifier for high-voltage cost-sensitive applications.

### 7.2 Typical Applications

#### 7.2.1 Low-Side Current Measurement

图 7-1 shows the TLV936x-Q1 configured in a low-side current sensing application. For a full analysis of the circuit shown in 图 7-1 including theory, calculations, simulations, and measured data, see TI Precision Design TIPD129, [0A to 1A Single-Supply Low-Side Current-Sensing Solution](#).




图 7-1. TLV936x-Q1 in a Low-Side, Current-Sensing Application

#### 7.2.2 Design Requirements

The design requirements for this design are:

- Load current: 0A to 1A
- Max output voltage: 4.9V
- Maximum shunt voltage: 100mV

#### 7.2.3 Detailed Design Procedure

The transfer function of the circuit in 图 7-1 is given in 方程式 1:

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times \text{Gain} \quad (1)$$

The load current ( $I_{LOAD}$ ) produces a voltage drop across the shunt resistor ( $R_{SHUNT}$ ). The load current is set from 0A to 1A. To keep the shunt voltage below 100mV at maximum load current, the largest shunt resistor is defined using 方程式 2:

$$R_{SHUNT} = \frac{V_{SHUNT\_MAX}}{I_{LOAD\_MAX}} = \frac{100\text{ mV}}{1\text{ A}} = 100\text{ m}\Omega \quad (2)$$

Using 方程式 2,  $R_{SHUNT}$  is calculated to be 100m $\Omega$ . The voltage drop produced by  $I_{LOAD}$  and  $R_{SHUNT}$  is amplified by the TLV936x-Q1 to produce an output voltage of 0V to 4.9V. The gain needed by the TLV936x-Q1 to produce the necessary output voltage is calculated using 方程式 3:

$$\text{Gain} = \frac{(V_{OUT\_MAX} - V_{OUT\_MIN})}{(V_{IN\_MAX} - V_{IN\_MIN})} \quad (3)$$

Using 方程式 3, the required gain is calculated to be 49V/V, which is set with resistors  $R_F$  and  $R_G$ . 方程式 4 is used to size the resistors,  $R_F$  and  $R_G$ , to set the gain of the TLV936x-Q1 to 49V/V.

$$\text{Gain} = 1 + \frac{(R_F)}{(R_G)} \quad (4)$$

Choosing  $R_F$  as 5.76k $\Omega$ ,  $R_G$  is calculated to be 120 $\Omega$ .  $R_F$  and  $R_G$  were chosen as 5.76k $\Omega$  and 120 $\Omega$  because the values are standard value resistors that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be used. However, excessively large resistors generate thermal noise that exceeds the intrinsic noise of the op amp. 图 7-2 shows the measured transfer function of the circuit shown in 图 7-1.

#### 7.2.4 Application Curves




图 7-2. Low-Side, Current-Sense, Transfer Function

### 7.3 Power Supply Recommendations

The TLV936x-Q1 is specified for operation from 4.5V to 40V ( $\pm 2.25\text{V}$  to  $\pm 20\text{V}$ ); many specifications apply from  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ .

小心

Supply voltages larger than 40V can permanently damage the device; see the [Absolute Maximum Ratings](#) table.

Place 0.1  $\mu$ F bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to the [Layout](#) section.

## 7.4 Layout

### 7.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu$ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in [图 7-4](#), keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

### 7.4.2 Layout Example




图 7-3. Schematic for Non-inverting Configuration Layout Example




图 7-4. Operational Amplifier Board Layout for Non-inverting Configuration - SC70 (DCK) Package

## 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 Development Support

##### 8.1.1.1 TINA-TI™ (Free Software Download)

TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a [free download](#) from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

---

#### 备注

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the [TINA-TI folder](#).

---

##### 8.1.1.2 TI Precision Designs

The TLV936x-Q1 is featured in several TI Precision Designs, available online at <http://www.ti.com/ww/en/analog/precision-designs/>. TI Precision Designs are analog solutions created by TI's precision analog applications experts and offer the theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of many useful circuits.

### 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Analog Engineer's Circuit Cookbook: Amplifiers](#)
- Texas Instruments, [AN31 amplifier circuit collection](#) application report
- Texas Instruments, [EMI Rejection Ratio of Operational Amplifiers](#) application report
- Texas Instruments, [Capacitive Load Drive Solution using an Isolation Resistor](#) reference design

### 8.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 8.4 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

### 8.5 Trademarks

TINA-TI™ is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA™ and DesignSoft™ are trademarks of DesignSoft, Inc.

TI E2E™ is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

所有商标均为其各自所有者的财产。

## 8.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 8.7 术语表

**TI 术语表**            本术语表列出并解释了术语、首字母缩略词和定义。

## 9 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision A (May 2023) to Revision B (August 2024)</b>	<b>Page</b>
• 向封装信息表中添加了 TLV9362-Q1 PW 封装.....	1
• 将封装信息测量值从本体尺寸 (标称值) 更改为封装尺寸.....	1
• Added the TLV9362-Q1 PW package to <i>Pin Configuration and Functions</i> .....	3
• Added 8-pin TSSOP (PW) package to <i>Thermal Information for Dual Channel table</i> .....	7

<b>Changes from Revision * (April 2023) to Revision A (May 2023)</b>	<b>Page</b>
• 将 D 和 DGK 封装状态从预发布更改为正在供货.....	1

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV9361QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	2W1H	<a href="#">Samples</a>
TLV9361QDCKRQ1	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1NL	<a href="#">Samples</a>
TLV9362QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2S6T	<a href="#">Samples</a>
TLV9362QDRQ1	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9362D	<a href="#">Samples</a>
TLV9362QPWRQ1	ACTIVE	TSSOP	PW	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	9362PW	<a href="#">Samples</a>
TLV9364QDRQ1	ACTIVE	SOIC	D	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLV9364QD	<a href="#">Samples</a>
TLV9364QPWRQ1	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9364PW	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TLV9361-Q1, TLV9362-Q1, TLV9364-Q1 :**

- Catalog : [TLV9361](#), [TLV9362](#), [TLV9364](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product





# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# DGK0008A



# PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



**NOTES:**

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



# D0014A

# PACKAGE OUTLINE

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

### NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.

# EXAMPLE BOARD LAYOUT

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:8X

4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


# DCK0005A



# PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



4214834/G 11/2024

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-203.
4. Support pin may differ or may not be present.
5. Lead width does not comply with JEDEC.
6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

# EXAMPLE BOARD LAYOUT

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:18X



SOLDER MASK DETAILS

4214834/G 11/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCK0005A

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE: 18X

4214834/G 11/2024

NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
10. Board assembly site may have different recommendations for stencil design.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PW0014A



**PACKAGE OUTLINE**  
**TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



4220202/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.



# EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220202/B 12/2023

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PW0008A



**PACKAGE OUTLINE**  
**TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



4221848/A 02/2015

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

# EXAMPLE BOARD LAYOUT

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:10X



SOLDER MASK DETAILS  
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司