


采用 WCSP 封装并具有 1.2V 逻辑的 TMUX1575 2:1 (SPDT) 4 通道断电保护开关

1 特性

- 宽电源电压范围：1.08V 至 3.6V
- 低导通电容：5pF
- 高带宽：1.8GHz
- -40°C 至 +125°C 的工作温度
- 兼容 1.2V 逻辑电平
- 支持超出电源的输入电压
- 逻辑引脚上带有集成下拉电阻器
- 双向信号路径
- 失效防护逻辑
- 断电保护

2 应用

- 闪存存储器共享
- JTAG 多路复用
- SPI 多路复用
- eMMC 多路复用
- 智能手表
- 智能追踪器
- 手机
- PC 和笔记本电脑
- 网络接口卡 (NIC)
- 服务器
- 数据中心交换机和路由器
- 无线基础设施
- 楼宇自动化
- ePOS



应用示例

3 说明

TMUX1575 是一款采用 2:1 (SPDT) 配置的 4 通道互补金属氧化物半导体 (CMOS) 开关。此器件的体积小，工作电源电压为 1.08V 至 3.6V，可用于从服务器和通信设备到个人电子设备的广泛应用。此器件可在源极 (SxA、SxB) 和漏极 (Dx) 引脚上支持双向模拟和数字信号，并且能够传递最高 $V_{DD} \times 2$ 的信号，最大输入/输出电压为 3.6V。

TMUX1575 信号路径上的断电保护功能可在移除电源电压 ($V_{DD} = 0V$) 时提供隔离。如果没有该保护功能，开关可通过内部 ESD 二极管为电源轨进行反向供电，从而对系统造成潜在损坏。


失效防护逻辑电路允许在电源引脚上施加电压之前，先在逻辑控制引脚上施加电压，从而保护器件免受潜在的损害。所有控制输入都具有兼容 1.2V 逻辑的阈值，因此无需外部逻辑转换。逻辑引脚上带有集成下拉电阻器，无需外部组件，可减小系统尺寸、降低系统成本。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
TMUX1575	YCJ (DSBGA , 16)	1.4mm × 1.4mm

(1) 有关更多信息，请参阅节 11。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



方框图

*Internal 6MΩ Pull-Down on Logic Pins



Table of Contents

1 特性	1	6.9 Off Isolation.....	15
2 应用	1	6.10 Channel-to-Channel Crosstalk.....	15
3 说明	1	6.11 Bandwidth.....	16
4 Pin Configuration and Functions	3	7 Detailed Description	17
Pin Functions.....	3	7.1 Overview.....	17
5 Specifications	4	7.2 Functional Block Diagram.....	17
5.1 Absolute Maximum Ratings	4	7.3 Feature Description.....	17
5.2 ESD Ratings	4	7.4 Device Functional Modes.....	18
5.3 Recommended Operating Conditions	4	8 Application and Implementation	19
5.4 Thermal Information	4	8.1 Typical Application.....	19
5.5 Electrical Characteristics	5	8.2 Power Supply Recommendations.....	20
5.6 Dynamic Characteristics	6	8.3 Layout.....	20
5.7 Timing Requirements	7	9 Device and Documentation Support	22
5.8 Typical Characteristics.....	8	9.1 Documentation Support.....	22
6 Parameter Measurement Information	10	9.2 接收文档更新通知.....	22
6.1 On-Resistance.....	10	9.3 支持资源.....	22
6.2 Off-Leakage Current.....	10	9.4 Trademarks.....	22
6.3 On-Leakage Current.....	11	9.5 静电放电警告.....	22
6.4 I_{POFF} Leakage Current.....	11	9.6 术语表.....	22
6.5 Transition Time.....	12	10 Revision History	22
6.6 $t_{ON(EN)}$ and $t_{OFF(EN)}$ Time.....	12	11 Mechanical, Packaging, and Orderable Information	23
6.7 Break-Before-Make Delay.....	13	11.1 Mechanical Data.....	24
6.8 Charge Injection.....	14		

4 Pin Configuration and Functions




图 4-1. YCJ Package 16-Pin DSBGA (Top View)

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾
NO.	NAME		
A1	S2A	I/O	Source pin 2A. Can be an input or output.
A2	S1A	I/O	Source pin 1A. Can be an input or output.
A3	S1B	I/O	Source pin 1B. Can be an input or output.
A4	S2B	I/O	Source pin 2B. Can be an input or output.
B1	S3A	I/O	Source pin 3A. Can be an input or output.
B2	VDD	P	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V_{DD} and GND.
B3	EN	I	Active high enable: Internal 6 M Ω pull-down to GND.
B4	S3B	I/O	Source pin 3B. Can be an input or output.
C1	S4A	I/O	Source pin 4A. Can be an input or output.
C2	SEL	I	Select pin: controls state of switches according to 表 7-1. Internal 6 M Ω pull-down to GND.
C3	GND	P	Ground (0V) reference
C4	S4B	I/O	Source pin 4B. Can be an input or output.
D1	D1	I/O	Drain pin 1. Can be an input or output.
D2	D2	I/O	Drain pin 2. Can be an input or output.
D3	D3	I/O	Drain pin 3. Can be an input or output.
D4	D4	I/O	Drain pin 4. Can be an input or output.

(1) I = input, O = output, I/O = input and output, P = power.

(2) Refer to 节 7.4 for what to do with unused pins.

Pin Functions

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2) (3)}

		MIN	MAX	UNIT
V _{DD}	Supply voltage	- 0.5	4	V
V _{SEL} or V _{EN}	Logic control input pin voltage (SEL or EN)	- 0.5	4	V
I _{SEL} or I _{EN}	Logic control input pin current (SEL or EN)	- 30	30	mA
V _S or V _D	Source or drain pin voltage	- 0.5	4	V
I _S or I _D (CONT)	Source and drain pin continuous current: (SxA, SxB, Dx)	- 20	20	mA
T _{stg}	Storage temperature	- 65	150	°C
T _J	Junction temperature		150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{DD}	Supply voltage	1.08	3.6	V
V _S or V _D	Signal path input/output voltage (source or drain pin), V _{DD} ≥ 1.08V ⁽¹⁾	0	V _{DD} × 2	V
V _{S_off} or V _{D_off}	Signal path input/output voltage (source or drain pin), V _{DD} = 0V	0	3.6	V
V _{SEL} or V _{EN}	Logic control input voltage (EN, SEL)	0	3.6	V
T _A	Ambient temperature	- 40	125	°C

- (1) Device input/output can operate up to V_{DD} × 2, with a maximum input/output voltage of 3.6V.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DEVICE	UNIT
		YCJ (WCSP)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	89.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	21.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	0.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	21.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Electrical Characteristics

$V_{DD} = 1.08V$ to $3.6V$, $GND = 0V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$
 Typical values are at $V_{DD} = 3.3V$, $T_A = 25^{\circ}C$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
I_{DD}	Active supply current	$V_{SEL} = 0V, 1.2V$ or V_{DD} $V_S = 0V$ to $3.6V$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$		7	10	μA
I_{DD}	Active supply current	$V_{SEL} = 0V, 1.2V$ or V_{DD} $V_S = 0V$ to $3.6V$ $T_A = -40^{\circ}C$ to $+125^{\circ}C$		7	14	μA
DC CHARACTERISTICS						
R_{ON}	ON-state resistance	$V_S = 0V$ to V_{DD} $I_{SD} = 8\text{ mA}$		1.7	6.5	Ω
R_{ON}	On-resistance	$V_S = 0V$ to $V_{DD} * 2$ $V_{S(max)} = 3.6V$ $I_{SD} = 8\text{ mA}$		3	8	Ω
ΔR_{ON}	On-resistance match between channels	$V_S = V_{DD}$ $I_{SD} = 8\text{ mA}$		0.1	0.4	Ω
$R_{ON(FLAT)}$	On-resistance flatness	$V_S = 0V$ to V_{DD} $I_{SD} = 8\text{ mA}$		1	3.5	Ω
I_{POFF}	Powered-off I/O pin leakage current	$V_{DD} = 0V$ $V_S = 0V$ to $3.6V$ $V_D = 0V$	- 2	0.01	2	μA
$I_{S(OFF)}$ $I_{D(OFF)}$	OFF leakage current	Switch Off $V_D = 0.8 * V_{DD} / 0.2 * V_{DD}$ $V_S = 0.2 * V_{DD} / 0.8 * V_{DD}$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$	- 10	0.01	10	nA
$I_{S(OFF)}$ $I_{D(OFF)}$	OFF leakage current	Switch Off $V_D = 0.8 * V_{DD} / 0.2 * V_{DD}$ $V_S = 0.2 * V_{DD} / 0.8 * V_{DD}$ $T_A = -40^{\circ}C$ to $+125^{\circ}C$	- 100	0.01	100	nA
$I_{D(ON)}$ $I_{S(ON)}$	ON leakage current	Switch On $V_D = 0.8 * V_{DD} / 0.2 * V_{DD}$, S pins floating or $V_S = 0.8 * V_{DD} / 0.2 * V_{DD}$, D pins floating $T_A = -40^{\circ}C$ to $+85^{\circ}C$	- 10	0.01	10	nA
$I_{D(ON)}$ $I_{S(ON)}$	ON leakage current	Switch On $V_D = 0.8 * V_{DD} / 0.2 * V_{DD}$, S pins floating or $V_S = 0.8 * V_{DD} / 0.2 * V_{DD}$, D pins floating $T_A = -40^{\circ}C$ to $+125^{\circ}C$	- 160	0.01	160	nA
LOGIC INPUTS						
V_{IH}	Input logic high		0.8		3.6	V
V_{IL}	Input logic low		0		0.45	V
I_{IH}	Input high leakage current	$V_{SEL} = 1.8V, V_{DD}$		0.5	2.5	μA
I_{IL}	Input low leakage current	$V_{SEL} = 0V$	- 1	0.1		μA
R_{PD}	Internal pull-down resistor on logic pins			6		M Ω
C_i	Logic input capacitance	$V_{SEL} = 0V, 1.8V$ or V_{DD} $f = 1\text{ MHz}$		3		pF

5.6 Dynamic Characteristics

$V_{DD} = 1.08V$ to $3.6V$, $GND = 0V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$

Typical values are at $V_{DD} = 3.3V$, $T_A = 25^{\circ}C$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_{OFF}	Source and drain off capacitance	$V_S = 2.5V$ $V_{SEL} = 0V$ $f = 1\text{ MHz}$		3.5		pF
C_{ON}	Source and drain on capacitance	$V_S = 2.5V$ $V_{SEL} = 0V$ $f = 1\text{ MHz}$		10		pF
Q_C	Charge Injection	$V_S = V_{DD}/2$ $R_S = 0\ \Omega$, $C_L = 1\text{ nF}$		5		pC
O_{ISO}	Off isolation	$R_L = 50\ \Omega$ $f = 100\text{ kHz}$		-95		dB
		$R_L = 50\ \Omega$ $f = 1\text{ MHz}$		-70		dB
X_{TALK}	Channel to Channel crosstalk	$R_L = 50\ \Omega$ $f = 100\text{ kHz}$		-90		dB
BW	Bandwidth	$R_L = 50\ \Omega$		1.8		GHz
I_{LOSS}	Insertion loss	$R_L = 50\ \Omega$ $f = 1\text{ MHz}$		-0.15		dB

5.7 Timing Requirements

$V_{DD} = 1.08V$ to $3.6V$, $GND = 0V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$

Typical values are at $V_{DD} = 3.3V$, $T_A = 25^{\circ}C$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
t_{TRAN}	Transition time from control input	$V_{DD} = 1.8V$ to $3.6V$ $V_S = V_{DD}$ $R_L = 200 \Omega$, $C_L = 15pF$		35	80	ns
t_{TRAN}	Transition time from control input	$V_{DD} < 1.8V$ $V_S = V_{DD}$ $R_L = 200 \Omega$, $C_L = 15pF$		40	115	ns
$t_{ON(EN)}$	Device turn on time from enable pin	$V_S = V_{DD}$ $R_L = 200 \Omega$, $C_L = 15pF$		55	130	ns
$t_{OFF(EN)}$	Device turn off time from enable pin	$V_S = V_{DD}$ $R_L = 200 \Omega$, $C_L = 15pF$		30	60	ns
$t_{ON(VDD)}$	Device turn on time (V_{DD} to output)	$V_S = V_{DD}$ V_{DD} rise time = $1\mu s$ $R_L = 200 \Omega$, $C_L = 15pF$		300	990	μs
$t_{OFF(VDD)}$	Device turn off time (V_{DD} to output)	$V_S = V_{DD}$ V_{DD} fall time = $1\mu s$ $R_L = 200 \Omega$, $C_L = 15pF$		1	12	μs
t_{OPEN} (BBM)	Break before make time	$V_S = 1V$ $R_L = 200 \Omega$, $C_L = 15pF$	1			ns
$t_{SK(P)}$	Inter - channel skew			6		ps
t_{PD}	Propagation delay			60		ps

5.8 Typical Characteristics

At $T_A = 25^\circ\text{C}$, $V_{DD} = 3.3\text{V}$ (unless otherwise noted).




图 5-1. On-Resistance vs Temperature




图 5-2. On-Resistance vs Temperature




图 5-3. On-Resistance vs Source or Drain Voltage




图 5-4. On-Leakage vs Source or Drain Voltage




图 5-5. Supply Current vs Logic Voltage




图 5-6. $T_{\text{TRANSITION}}$ vs Supply Voltage




图 5-7. T_{ON} (EN) vs Supply Voltage




图 5-8. T_{OFF} (EN) vs Supply Voltage




图 5-9. Skew and Propagation Delay vs Supply Voltage




图 5-10. Off Isolation and Crosstalk vs Frequency




图 5-11. On-Response vs Frequency

6 Parameter Measurement Information

6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in 图 6-1. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed as shown below with $R_{ON} = V / I_{SD}$:




图 6-1. On-Resistance Measurement Setup

6.2 Off-Leakage Current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in 图 6-2.




图 6-2. Off-Leakage Measurement Setup

6.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. 图 6-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




图 6-3. On-Leakage Measurement Setup

6.4 I_{POFF} Leakage Current

I_{POFF} leakage current is defined as the leakage current flowing into or out of the source pin when the device is powered off. This current is denoted by the symbol I_{POFF} .

The setup used to measure both I_{POFF} leakage current is shown in 图 6-4.




图 6-4. I_{POFF} Leakage Measurement Setup

6.5 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the select signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. The time constant from the load resistance and load capacitance can be added to the transition time to calculate system level timing. 图 6-5 shows the setup used to measure transition time, denoted by the symbol $t_{\text{TRANSITION}}$.




图 6-5. Transition-Time Measurement Setup

6.6 $t_{\text{ON}}(\text{EN})$ and $t_{\text{OFF}}(\text{EN})$ Time

The $t_{\text{ON}}(\text{EN})$ time is defined as the time taken by the output of the device to rise to 90% after the enable has fallen past the logic threshold. The 90% measurement is used to provide the timing of the device being enabled in the system. 图 6-6 shows the setup used to measure the enable time, denoted by the symbol $t_{\text{ON}}(\text{EN})$.




图 6-6. $t_{\text{ON}}(\text{EN})$ and $t_{\text{OFF}}(\text{EN})$ Time Measurement Setup

6.7 Break-Before-Make Delay

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. 图 6-7 shows the setup used to measure break-before-make delay, denoted by the symbol $t_{\text{OPEN(BBM)}}$.




图 6-7. Break-Before-Make Delay Measurement Setup

6.8 Charge Injection

The amount of charge injected into the source or drain of the device during the falling or rising edge of the gate signal is known as charge injection, and is denoted by the symbol Q_C . 图 6-8 shows the setup used to measure charge injection from source (Sx) to drain (Dx).




图 6-8. Charge-Injection Measurement Setup

6.9 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance, Z_0 , for the measurement is $50\ \Omega$. 图 6-9 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




图 6-9. Off Isolation Measurement Setup

$$\text{Off Isolation} = 20 \cdot \text{Log} \left(\frac{V_{\text{OUT}}}{V_{\text{S}}} \right) \quad (1)$$

6.10 Channel-to-Channel Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (Dx) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. The characteristic impedance, Z_0 , for the measurement is $50\ \Omega$. 图 6-10 shows the setup used to measure, and the equation used to compute crosstalk.




图 6-10. Channel-to-Channel Crosstalk Measurement Setup

$$\text{Channel-to-Channel Crosstalk} = 20 \cdot \text{Log} \left(\frac{V_{\text{OUT}}}{V_{\text{S}}} \right) \quad (2)$$

6.11 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance, Z_0 , for the measurement is $50\ \Omega$. 图 6-11 shows the setup used to measure bandwidth.




图 6-11. Bandwidth Measurement Setup

$$Attenuation = 20 \times \text{Log} \left(\frac{V_{OUT}}{V_S} \right)$$


(3)

7 Detailed Description

7.1 Overview

The TMUX1575 is a high speed 2:1 (SPDT) 4-ch. switch with powered-off protection. Wide operating supply of 1.08V to 3.6V allows for use in a wide array of applications from servers and communication equipment to personal electronics. The device supports bidirectional analog and digital signals on the source (SxA, SxB) and drain (Dx) pins. The wide bandwidth of this switch allows little or no attenuation of high-speed signals at the outputs to pass with minimum edge and phase distortion as well as propagation delay.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Bidirectional Operation

The TMUX1575 conducts equally well from source (SxA, SxB) to drain (Dx) or from drain (Dx) to source (SxA, SxB). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

7.3.2 Beyond Supply Operation

When the TMUX1575 is powered from 1.08V to 3.6V, the valid signal path input and output voltage ranges from GND to $V_{DD} \times 2$, with a maximum input/output voltage of 3.6V.

Example 1: If the TMUX1575 is powered at 1.2V, the signal range is 0V to 2.4V.

Example 2: If the TMUX1575 is powered at 1.8V, the signal range is 0V to 3.6V.

Example 3: If the TMUX1575 is powered at 3.6V, the signal range is 0V to 3.6V.

Other voltage levels not mentioned in the examples support Beyond Supply Operation as long as the supply voltage falls within the recommended operation conditions of 1.08V to 3.6V.

7.3.3 1.2V Logic Compatible Inputs

The TMUX1575 has 1.2-V logic compatible control inputs. Regardless of the V_{DD} voltage, the control input thresholds remain fixed, allowing a 1.8-V processor GPIO to control the TMUX1575 without the need for an external translator. This saves both space and BOM cost. For more information on 1.2V and 1.8V logic implementations, refer to [Simplifying Design with 1.8V logic Muxes and Switches](#).

7.3.4 Powered-off Protection

Powered-off protection up on the signal path of the TMUX1575 provides isolation when the supply voltage is removed ($V_{DD} = 0V$). When the TMUX1575 is powered-off, the I/Os of the device remain in a high-Z state. Powered-off protection minimizes system complexity by removing the need for power supply sequencing on the signal path. The device performance remains within the leakage performance mentioned in the Electrical Specifications. For more information on powered-off protection, refer to [Eliminate Power Sequencing with Powered-off Protection Signal Switches](#).

7.3.5 Fail-Safe Logic

The TMUX1575 has Fail-Safe Logic on the control input pins (SELx) which allows for operation up to 3.6V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX1575 to be ramped to 3.6V while $V_{DD} = 0V$. Additionally, the feature enables operation of the TMUX1575 with $V_{DD} = 1.08V$ while allowing the select pins to interface with a logic level of another device up to 3.6V.

7.3.6 Integrated Pull-Down Resistors

The TMUX1575 has internal weak pull-down resistors ($6M\Omega$) to GND so that the logic pins are not left floating. This feature integrates external components and reduces system size and cost.

7.4 Device Functional Modes

The enable (EN) pin is an active-high logic pin that controls the connection between the source (SxA, SxB) and drain (Dx) pins of the device. When the enable pin is pulled low, all switches are turned off. When the enable is pulled high, the select pin controls the signal path selection. The select pin (SEL) controls the state of all four channels of the TMUX1575 and determines which source pin is connected to the drain pins. When the select pin is pulled low, the SxA pin conducts to the corresponding Dx pins. When the select pin is pulled high, the SxB pin conducts to the corresponding Dx pins. The TMUX1575 logic pins have internal weak pull-down resistors ($6M\Omega$) to GND so that it powers-on in a known state.

The TMUX1575 can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins should be tied to GND or V_{DD} so that the device does not consume additional current as highlighted in [Implications of Slow or Floating CMOS Inputs](#). Unused signal path inputs (SxA, SxB, or Dx) should be connected to GND.

7.4.1 Truth Tables

表 7-1. TMUX1575 Truth Table

INPUTS		Selected Source Pins Connected To Drain Pins (Dx)
EN	SEL	
1	0	S1A connected to D1 S2A connected to D2 S3A connected to D3 S4A connected to D4
1	1	S1B connected to D1 S2B connected to D2 S3B connected to D3 S4B connected to D4
0	X ⁽¹⁾	Hi-Z (OFF)

(1) X denotes *don't care*.

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Typical Application

Common applications that require the features of the TMUX1575 include multiplexing various protocols from a processor or MCU such as SPI, JTAG, eMMC, or standard GPIO signals. The TMUX1575 provides superior isolation performance when the device is powered. The added benefit of powered-off protection allows a system to minimize complexity by eliminating the need for power sequencing in hot-swap and live insertion applications. The example shown in 图 8-1 illustrates the use of the TMUX1575 to multiplex an SPI bus to multiple flash memory devices.




图 8-1. Multiplexing Flash Memory

8.1.1 Design Requirements

For this design example, use the parameters listed in 表 8-1.

表 8-1. Design Parameters

PARAMETERS	VALUES
Supply (V_{DD})	3.3V
Input / Output signal range	0V to 3.3V
Control logic thresholds	1.2V compatible

8.1.2 Detailed Design Procedure

The TMUX1575 can be operated without any external components except for the supply decoupling capacitors. The TMUX1575 has internal weak pull-down resistors ($6\text{ M}\Omega$) to GND so that it powers-on with the switches in a known state. All inputs signals passing through the switch must fall within the recommend operating conditions of the TMUX1575 including signal range and continuous current. For this design example, with a supply of 3.3V, the signals can range from 0V to 3.3V when the device is powered. This example can also utilize the [Powered-off protection](#) feature where the inputs can range from 0V to 3.6V when $V_{DD} = 0V$. Due to the voltage range and high speed capability, the TMUX1575 example is suitable for use in SPI, JTAG, eMMC, and I2S applications. Refer to [Enabling SPI-based flash memory expansion by using multiplexers](#) for more information on using switches and multiplexers for SPI protocol expansion.

8.2 Power Supply Recommendations

The TMUX1575 operates across a wide supply range of 1.08V to 3.6V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μF to 10 μF from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

8.3 Layout

8.3.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. [图 8-2](#) shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 8-2. Trace Example

Route the high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

Do not route high speed signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.

Avoid stubs on the high-speed signals traces because they cause signal reflections.

Route all high-speed signal traces over continuous GND planes, with no interruptions.

Avoid crossing over anti-etch, commonly found with plane splits.

When working with high frequencies, a printed circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in [图 8-3](#).




图 8-3. Example Layout

The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer must be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. 图 8-4 illustrates an example of a PCB layout with the TMUX1575. Some key considerations are:

Decouple the V_{DD} pin with a 0.1- μ F capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} supply.

High-speed switches require proper layout and design procedures for optimum performance.

Keep the input lines as short as possible.

Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.

Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

8.3.2 Layout Example




图 8-4. Example Layout

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

Texas Instruments, [Improve Stability Issues with Low CON Multiplexers](#).

Texas Instruments, [Enabling SPI-based flash memory expansion by using multiplexers](#).

Texas Instruments, [Simplifying Design with 1.8V logic Muxes and Switches](#).

Texas Instruments, [Eliminate Power Sequencing with Powered-off Protection Signal Switches](#).

Texas Instruments, [System-Level Protection for High-Voltage Analog Multiplexers](#).

Texas Instruments, [High-Speed Interface Layout Guidelines](#).

Texas Instruments, [High-Speed Layout Guidelines](#).

Texas Instruments, [QFN/SON PCB Attachment](#).

Texas Instruments, [Quad Flatpack No-Lead Logic Packages](#).

9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History


注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (October 2020) to Revision A (May 2024)	Page
• 更新了 器件信息 表以包含封装引线框尺寸.....	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

11.1 Mechanical Data



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

YCJ0016-C01

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YCJ0016-C01

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

- 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1575YCJR	ACTIVE	DSBGA	YCJ	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	1575	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1575YCJR	DSBGA	YCJ	16	3000	180.0	8.4	1.46	1.46	0.43	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1575YCJR	DSBGA	YCJ	16	3000	182.0	182.0	20.0

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司