TMUX7219-Q1



# INSTRUMENTS

# TMUX7219-Q1 具有 1.8V 逻辑电平和闩锁效应抑制特性的 44V 2:1 (SPDT) 精密开 关

### 1 特性

- 符合面向汽车应用的 AEC-Q100 标准
  - 器件温度等级 1:-40°C 至 125°C 环境工作温 度范围
- 功能安全型
  - 可提供用于功能安全系统设计的文档
- 闩锁效应抑制
- 双电源电压范围: ±4.5V 至 ±22V • 单电源电压范围: 4.5V 至 44V
- 低导通电阻: 2.1Ω • 低电荷注入:-10pC
- 大电流支持:330mA(最大值)
- 兼容 1.8V 逻辑电平
- 失效防护逻辑
- 轨到轨运行
- 双向信号路径
- 先断后合开关

# 2 应用

- 电动汽车充电站电源模块
- 高级驾驶辅助系统 (ADAS)
- 汽车网关
- 模拟和数字多路复用/多路信号分离
- 汽车音响主机
- 远程信息处理控制单元
- 紧急呼叫 (eCall)
- 信息娱乐系统
- 车身控制模块 (BCM)
- 车身电子装置和照明
- 电池管理系统 (BMS)
- HVAC 控制器模块
- · ADAS 域控制器

# 3 说明

TMUX7219-Q1 是一款具有闩锁效应抑制特性的互补金 属氧化物半导体 (CMOS) 开关,采用单通道 2:1 (SPDT) 配置。此器件在单电源 (4.5V 至 44V ) 、双电 源( $\pm 4.5$ V 至  $\pm 22$ V)或非对称电源(例如  $V_{DD}$  = 12V, V<sub>SS</sub> = -5V)供电时均能正常运行。 TMUX7219-Q1 可在源极 (Sx) 和漏极 (D) 引脚上支持 从 V<sub>SS</sub> 到 V<sub>DD</sub> 范围的双向模拟和数字信号。


可以通过控制 EN 引脚来启用或禁用 TMUX7219-Q1。 当禁用时,两个信号路径开关都被关闭。当启用时, SEL 引脚可用于打开信号路径 1 (S1 至 D)或信号路 径 2(S2 至 D)。所有逻辑控制输入均支持 1.8 V 到  $V_{DD}$  的逻辑电平,因此,当器件在有效电源电压范围内 运行时,可确保 TTL 和 CMOS 逻辑兼容性。失效防护 逻辑电路允许先在控制引脚上施加电压,然后在电源引 脚上施加电压,从而保护器件免受潜在的损害。

TMUX72xx 系列具有闩锁效应抑制特性,可防止器件 内寄生结构之间通常由过压事件引起的大电流不良事 件。闩锁状态通常会一直持续到电源轨关闭为止,并可 能导致器件失效。闩锁效应抑制特性使得 TMUX72xx 系列开关和多路复用器能够在恶劣的环境中使用。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	本体尺寸(标称值)
TMUX7219-Q1	VSSOP (8) DGK	3.00mm × 3.00mm

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。





# **Table of Contents**

Product Folder Links: TMUX7219-Q1

<b>1 特性</b> 1	
2 应用1	
<b>3</b> 说明1	
4 Pin Configuration and Functions3	
5 Specifications4	
5.1 Absolute Maximum Ratings4	
5.2 ESD Ratings4	
5.3 Thermal Information4	
5.4 Recommended Operating Conditions5	
5.5 Source or Drain Continuous Current5	
5.6 ±15 V Dual Supply: Electrical Characteristics6	
5.7 ±15 V Dual Supply: Switching Characteristics7	
5.8 ±20 V Dual Supply: Electrical Characteristics8	
5.9 ±20 V Dual Supply: Switching Characteristics9	
5.10 44 V Single Supply: Electrical Characteristics 10	
5.11 44 V Single Supply: Switching Characteristics 11	
5.12 12 V Single Supply: Electrical Characteristics 12	
5.13 12 V Single Supply: Switching Characteristics 13	
5.14 Typical Characteristics14	
Parameter Measurement Information20	
6.1 On-Resistance	
6.2 Off-Leakage Current	
6.3 On-Leakage Current	
6.4 Transition Time	
6.5 t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>	
6.6 Break-Before-Make	
6.7 t <sub>ON (VDD)</sub> Time	
6.8 Propagation Delay	

6.9 Charge Injection	24
6.10 Off Isolation	24
6.11 Crosstalk	. 25
6.12 Bandwidth	. 25
6.13 THD + Noise	
6.14 Power Supply Rejection Ratio (PSRR)	
7 Detailed Description	
7.1 Overview	.27
7.2 Functional Block Diagram	.27
7.3 Feature Description	27
7.4 Device Functional Modes	
7.5 Truth Tables	. 30
8 Application and Implementation	. 31
8.1 Application Information	. 31
8.2 Typical Applications	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	34
9.1 Documentation Support	
9.2 Receiving Notification of Documentation Updates	34
9.3 支持资源	
9.4 Trademarks	. 34
9.5 静电放电警告	. 34
9.6 术语表	. 34
10 Revision History	. 34
11 Mechanical, Packaging, and Orderable	
Information	. 35



# **4 Pin Configuration and Functions**




图 4-1. DGK Package, 8-Pin VSSOP (Top View)

表 4-1. Pin Functions

	PIN		PIN				PIN TYPE(1) DESCRIPTION (2)		DESCRIPTION (2)
NAME	DC	SK .	I I PEV	DESCRIPTION (4)					
D	,		I/O	Drain pin. Can be an input or output.					
S1	2	2	I/O	Source pin 1. Can be an input or output.					
GND	3	3	Р	Ground (0 V) reference					
V <sub>DD</sub> 4		1	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between $V_{DD}$ and GND.					
EN	ţ	5	I	Active high logic enable, has internal pull-up resistor. When this pin is low, all switches are turned off. When this pin is high, the SEL logic input determine which switch is turned on.					
SEL	(	3	I	Logic control input, has internal pull-down resistor. Controls the switch connection as shown in # 7.5.					
V <sub>SS</sub> 7		7	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND.					
S2 8		I/O	Source pin 2. Can be an input or output.						
Thermal Pad —		_	The thermal pad is not connected internally. There is no requirement to electrically connect this pad. If connected, it is recommended that the pad be left floating or tied to GND.						

Product Folder Links: TMUX7219-Q1

<sup>(1)</sup> I = input, O = output, I/O = input and output, P = power.

<sup>(2)</sup> Refer to 节 7.4 for what to do with unused pins.

# 5 Specifications

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
V <sub>DD</sub> - V <sub>SS</sub>			48	V
$V_{DD}$	Supply voltage	- 0.5	48	V
V <sub>SS</sub>		- 48	0.5	V
V <sub>SEL</sub> or V <sub>EN</sub>	Logic control input pin voltage (SEL, EN) <sup>(3)</sup>	- 0.5	48	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (SEL, EN) <sup>(3)</sup>	- 30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (Sx, D) <sup>(3)</sup>	V <sub>SS</sub> - 0.5	V <sub>DD</sub> +0.5	V
I <sub>IK</sub>	Diode clamp current <sup>(3)</sup>	- 30	30	mA
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> + 10 % <sup>(4)</sup>	mA
T <sub>A</sub>	Ambient temperature	- 55	150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C
T <sub>J</sub>	Junction temperature		150	°C
P <sub>tot</sub>	Total power dissipation (DGK Package) <sup>(5)</sup>		460	mW

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- All voltages are with respect to ground, unless otherwise specified. (2)
- Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- Refer to Source or Drain Continuous Current table for IDC specifications.
- (5) For DGK package:  $P_{tot}$  derates linearily above  $T_A = 70^{\circ}$ C by 6.7mW/°C.

# 5.2 ESD Ratings

			VALUE	UNIT
V	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>		±2000	
V <sub>(ESD)</sub>		Charged device model (CDM), ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±500	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 5.3 Thermal Information

		TMUX7219	
	THERMAL METRIC (1)	DGK (VSSOP)	UNIT
		8 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	152.1	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	48.4	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	73.2	°C/W
ΨJT	Junction-to-top characterization parameter	4.1	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	71.8	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

> Product Folder Links: TMUX7219-Q1 English Data Sheet: SCDS438

Copyright © 2025 Texas Instruments Incorporated

# **5.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub> - V <sub>SS</sub> (1)	Power supply voltage differential	4.5	44	V
V <sub>DD</sub>	Positive power supply voltage	4.5	44	V
V <sub>S</sub> or V <sub>D</sub>	Signal path input/output voltage (source or drain pin) (Sx, D)	V <sub>SS</sub>	$V_{DD}$	V
V <sub>SEL</sub> or V <sub>EN</sub>	Address or enable pin voltage	0	44	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> <sup>(2)</sup>	mA
T <sub>A</sub>	Ambient temperature	- 40	125	°C

<sup>(1)</sup>  $V_{DD}$  and  $V_{SS}$  can be any value as long as 4.5 V  $\leq$  ( $V_{DD}$  -  $V_{SS}$ )  $\leq$  44 V, and the minimum  $V_{DD}$  is met. (2) Refer to Source or Drain Continuous Current table for  $I_{DC}$  specifications.

# **5.5 Source or Drain Continuous Current**

at supply voltage of  $V_{DD}$  ± 10%,  $V_{SS}$  ± 10 % (unless otherwise noted)

CONTIN	UOUS CURRENT PER CHANNEL (I <sub>DC</sub> )	T <sub>Δ</sub> = 25°C	T <sub>A</sub> = 85°C	T <sub>Δ</sub> = 125°C	UNIT
PACKAGE	TEST CONDITIONS	1A - 25 C	1A - 65 C	1A - 125 C	ONII
	+44 V Single Supply <sup>(1)</sup>	330	210	120	mA
	±15 V Dual Supply	330	210	120	mA
DGK (VSSOP)	+12 V Single Supply	240	160	100	mA
	±5 V Dual Supply	240	160	100	mA
	+5 V Single Supply	180	120	80	mA

Product Folder Links: TMUX7219-Q1

<sup>(1)</sup> Specified for nominal supply voltage only.



# 5.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = -15 V ±10%, GND = 0 V (unless otherwise noted)

Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = - 15 V,  $T_A$  = 25  $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH					'	
		V <sub>S</sub> = -10 V to +10 V	25°C		2.1	2.9	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	- 40°C to +85°C			3.8	Ω
		Refer to On-Resistance	- 40°C to +125°C			4.5	Ω
		V <sub>S</sub> = -10 V to +10 V	25°C		0.05	0.25	Ω
△ R <sub>ON</sub>	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	- 40°C to +85°C			2.9 3.8 4.5	Ω
	onamicis	Refer to On-Resistance	- 40°C to +125°C			0.35	Ω
		V <sub>S</sub> = -10 V to +10 V	25°C		0.5	0.6	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_{S} = -10 \text{ mA}$	- 40°C to +85°C			2.9 3.8 4.5 0.25 0.3 0.35 0.6 0.7 0.85  1.6 15 1 3 26 1 1.8 18 24 44 0.8 2 40 48 62 10 15	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.85	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	- 40°C to +125°C		0.01		Ω/°C
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	- 0.15	0.05	0.15	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	- 40°C to +85°C	- 1.6		2.9 3.8 4.5 0.25 0.3 0.35 0.6 0.7 0.85  1.6 15 1 3 26 1 1.8 18 44 0.8 2 40 48 62 10 15	nA
·3(OFF)	g	V <sub>D</sub> = -10 V / + 10 V Refer to Off-Leakage Current	- 40°C to +125°C	- 15		15	nA
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	- 1	0.05	1	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	- 40°C to +85°C	- 3		3	nA
·b(OFF)	Jan on journage out on	V <sub>D</sub> = -10 V / + 10 V Refer to Off-Leakage Current	- 40°C to +125°C	- 26		3.8 4.5 0.25 0.3 0.35 0.6 0.7 0.85  0.15 1.6 15 1 3 26 1 1.8 18 44 0.8 2 40 48 62 10 15	nA
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	- 1	0.04	1	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = \pm 10 \text{ V}$	- 40°C to +85°C	- 1.8		0.3 0.35 0.6 0.7 0.85  0.15 1.6 15 1 3 26 1 1.8 18 44 0.8 2 40 48 62	nA
-D(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 18		18	nA
LOGIC INF	PUTS (SEL / EN pins)		•				
V <sub>IH</sub>	Logic voltage high		- 40°C to +125°C	1.3		44	٧
V <sub>IL</sub>	Logic voltage low		- 40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		- 40°C to +125°C		0.005	2	μA
I <sub>IL</sub>	Input leakage current		- 40°C to +125°C	- 1	- 0.005		μA
C <sub>IN</sub>	Logic input capacitance		- 40°C to +125°C		3		pF
POWER S	UPPLY						
			25°C		30	40	μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			3.8 4.5 0.25 0.3 0.35 0.6 0.7 0.85  0.15 1.6 15 1 3 26 1 1.8 18  44 0.8 2 40 48 62 10 15	μA
		g <sub>F</sub> , o . , o	- 40°C to +125°C			62	μA
			25°C		3	10	μA
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			15	μA
			- 40°C to +125°C			25	μA

<sup>(1)</sup> When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

# 5.7 ±15 V Dual Supply: Switching Characteristics

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = - 15 V ±10%, GND = 0 V (unless otherwise noted)

Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = - 15 V,  $T_A$  = 25  $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN T	/P MAX	UNIT
		V <sub>S</sub> = 10 V	25°C	1	20 175	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C		190	ns
		Refer to Transition Time	- 40°C to +125°C		210	ns
		V <sub>S</sub> = 10 V	25°C	1	00 170	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C		185	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C		200	ns
		V <sub>S</sub> = 10 V	25°C	1	00 180	ns
OFF (EN)	Turn-off time from enable	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C		195	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C		210	ns
		V <sub>S</sub> = 10 V,	25°C		50	ns
ввм	Break-before-make time delay	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C	1		ns
		Refer to Break-Before-Make	- 40°C to +125°C	1		ns
		V <sub>DD</sub> rise time = 100ns	25°C	0.	19	ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C	(	).2	ms
	(VDD to output)	Refer to Turn-on (VDD) Time	- 40°C to +125°C	(	).2	ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C	7	00	ps
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 0 V, C <sub>L</sub> = 1 nF Refer to Charge Injection	25°C	-	10	рС
O <sub>ISO</sub>	Off-isolation	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF $V_S$ = 0 V, f = 100 kHz Refer to Off Isolation	25°C	-	75	dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C	-	55	dB
X <sub>TALK</sub>	Crosstalk	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF $V_S$ = 0 V, f = 100 kHz Refer to Crosstalk	25°C	- 1	17	dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C	- 1	06	dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		40	MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C	- 0.	18	dB
ACPSRR	AC Power Supply Rejection Ratio	$\begin{aligned} &V_{PP} = 0.62 \text{ V on } V_{DD} \text{ and } V_{SS} \\ &R_L = 50  \Omega \text{ , } C_L = 5 \text{ pF,} \\ &f = 1 \text{ MHz} \\ &Refer \text{ to } ACPSRR \end{aligned}$	25°C	-	64	dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 15 V, $V_{BIAS}$ = 0 V $R_{L}$ = 10 k $\Omega$ , $C_{L}$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C	0.00	05	%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		33	pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		48	pF
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C	1	48	pF

1

Product Folder Links: TMUX7219-Q1 English Data Sheet: SCDS438



# 5.8 ±20 V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +20 V ± 10%,  $V_{SS}$  = -20 V ±10%, GND = 0 V (unless otherwise noted)

Typical at  $V_{DD}$  = +20 V,  $V_{SS}$  = -20 V,  $T_A$  = 25  $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH			'		'	
		V <sub>S</sub> = - 15 V to +15 V	25°C		1.9	2.7	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	- 40°C to +85°C			3.5	Ω
		Refer to On-Resistance	- 40°C to +125°C			4.2	Ω
		V <sub>S</sub> = - 15 V to +15 V	25°C		0.04	0.22	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	- 40°C to +85°C			0.28	Ω
	onamicis	Refer to On-Resistance	- 40°C to +125°C			0.3	Ω
		V <sub>S</sub> = - 15 V to +15 V	25°C		0.3	0.75	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_{S} = -10 \text{ mA}$	- 40°C to +85°C			2.7 3.5 4.2 0.22 0.28 0.3	Ω
		Refer to On-Resistance	- 40°C to +125°C			1.2	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	- 40°C to +125°C		0.009		Ω/°C
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	25°C	- 1.5	0.05	1.5	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	- 40°C to +85°C	- 4		4	nA
·3(OFF)	g	V <sub>D</sub> = -15 V / +15 V Refer to Off-Leakage Current	- 40°C to +125°C	- 24		24	nA
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	25°C	- 2	0.1	2	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = +15 V / - 15 V	- 40°C to +85°C	- 8		8	nA
·b(OFF)	Jan on journage out on	V <sub>D</sub> = -15 V / +15 V Refer to Off-Leakage Current	- 40°C to +125°C	- 44		3.5 4.2 0.22 0.28 0.3 0.75 0.9 1.2  1.5 4 24 2 8 44 2 5 29  44 0.8 2 44 50 65 9 12	nA
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	25°C	- 2	0.1	2	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = \pm 15 \text{ V}$	- 40°C to +85°C	- 5		4.2 0.22 0.28 0.3 0.75 0.9 1.2 1.5 4 24 2 8 44 2 5 29 44 0.8 2 44 50 65 9 12	nA
-D(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 29		29	nA
LOGIC INF	PUTS (SEL / EN pins)		-				
V <sub>IH</sub>	Logic voltage high		- 40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		- 40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		- 40°C to +125°C		0.005	2	μA
I <sub>IL</sub>	Input leakage current		- 40°C to +125°C	- 1	- 0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		- 40°C to +125°C		3		pF
POWER S	UPPLY						
			25°C		34	44	μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 22 V, $V_{SS}$ = -22 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			3.5 4.2 0.22 0.28 0.3 0.75 0.9 1.2  1.5 4 24 2 8 44 2 5 29  44 0.8 2 44 50 65 9 12	μA
			- 40°C to +125°C			65	μΑ
			25°C		4	9	μA
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 22 V, $V_{SS}$ = -22 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			12	μA
			- 40°C to +125°C			25	μA

<sup>(1)</sup> When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

# 5.9 ±20 V Dual Supply: Switching Characteristics

 $V_{DD}$  = +20 V ± 10%,  $V_{SS}$  = -20 V ±10%, GND = 0 V (unless otherwise noted)

Typical at  $V_{DD}$  = +20 V,  $V_{SS}$  = -20 V,  $T_A$  = 25°C (unless otherwise noted)

Тургост с	PARAMETER	TEST CONDITIONS	, T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 10 V	25°C		110	175	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			190	ns
		Refer to Transition Time	- 40°C to +125°C			205	ns
		V <sub>S</sub> = 10 V	25°C		110	170	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			185	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			200	ns
		V <sub>S</sub> = 10 V	25°C		90	180	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			190	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			200	ns
		V <sub>S</sub> = 10 V,	25°C		55		ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C	1			ns
		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V <sub>DD</sub> rise time = 100ns	25°C		0.18		ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C		0.2		ms
	(Top to suspan)	Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.2		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C		715		ps
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 0 V, C <sub>L</sub> = 1 nF Refer to Charge Injection	25°C		- 15		рС
O <sub>ISO</sub>	Off-isolation	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF $V_S$ = 0 V, f = 100 kHz Refer to Off Isolation	25°C - 75		- 75		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C -		- 55		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C		- 117		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C		- 106		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , Refer to Bandwidth	25°C		38		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C		- 0.16		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C - 63		- 63		dB
THD+N	Total Harmonic Distortion + Noise	$\begin{aligned} &V_{PP} = 20 \; V, V_{BIAS} = 0 \; V \\ &R_{L} = \; 10 \; k \; \Omega, \; C_{L} = 5 \; pF, \\ &f = 20 \; Hz \; to \; 20 \; kHz \\ &Refer \; to \; THD \; + \; Noise \end{aligned}$	25°C 0.0005		0.0005		%
$C_{S(OFF)}$	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		32		pF
$C_{D(OFF)}$	Drain off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		45		pF
$\begin{matrix} C_{S(ON),} \\ C_{D(ON)} \end{matrix}$	On capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C		146		pF

提交文档反馈

9



# 5.10 44 V Single Supply: Electrical Characteristics

 $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted)

Typical at  $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V,  $T_A$  = 25  $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH	<u>'</u>					
		V <sub>S</sub> = 0 V to 40 V	25°C		2.2	2.8	Ω
R <sub>ON</sub>	On-resistance	I <sub>D</sub> = - 10 mA	- 40°C to +85°C			3.6	Ω
		Refer to On-Resistance	- 40°C to +125°C			4.2	Ω
		V <sub>S</sub> = 0 V to 40 V	25°C		0.1	0.2	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	I <sub>D</sub> = - 10 mA	- 40°C to +85°C			0.3	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.35	Ω
		V <sub>S</sub> = 0 V to 40 V	25°C		0.2	1	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_{\rm D} = -10  {\rm mA}$	- 40°C to +85°C			1.3	Ω
		Refer to On-Resistance	- 40°C to +125°C			1.5	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 22 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	- 40°C to +125°C		0.008		Ω/°C
		V <sub>DD</sub> = 44 V, V <sub>SS</sub> = 0 V	25°C	- 5	0.05	5	nA
I <sub>S(OFF)</sub>	Source off leakage current(1)	Switch state is off V <sub>S</sub> = 40 V / 1 V	- 40°C to +85°C	- 10		10	nA
0(011)		V <sub>D</sub> = 1 V / 40 V Refer to Off-Leakage Current	- 40°C to +125°C	- 35		35	nA
	Drain off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 44 V, V <sub>SS</sub> = 0 V	25°C	- 8	0.05	8	nA
I <sub>D(OFF)</sub>		Switch state is off V <sub>S</sub> = 40 V / 1 V	- 40°C to +85°C	- 12		12	nA
(- )		V <sub>D</sub> = 1 V / 40 V Refer to Off-Leakage Current	- 40°C to +125°C	- 70		70	nA
		V <sub>DD</sub> = 44 V, V <sub>SS</sub> = 0 V	25°C	- 8	0.05	8	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current(2)	Switch state is on $V_S = V_D = 40 \text{ V or } 1 \text{ V}$	- 40°C to +85°C	- 10		10	nA
-D(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 45		45	nA
LOGIC INF	PUTS (SEL / EN pins)					,	
V <sub>IH</sub>	Logic voltage high		- 40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		- 40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		- 40°C to +125°C		0.005	2	μΑ
I <sub>IL</sub>	Input leakage current		- 40°C to +125°C	- 1	- 0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		- 40°C to +125°C		3		pF
POWER S	UPPLY	<u>'</u>		•		1	
			25°C		17	50	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 44 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			60	μΑ
		3	- 40°C to +125°C			75	μΑ

<sup>(1)</sup> When  $V_S$  is 40V,  $V_D$  is 1V, or when  $V_S$  is 1V,  $V_D$  is 40V.

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *TMUX7219-Q1* 

<sup>(2)</sup> When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.

# 5.11 44 V Single Supply: Switching Characteristics

 $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted)

Typical at  $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V,  $T_A$  = 25  $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 18 V	25°C		120	175	ns
TRAN	Transition time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			190	ns
		Refer to Transition Time	- 40°C to +125°C			205	ns
		V <sub>S</sub> = 18 V	25°C		120	168	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			185	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			195	ns
		V <sub>S</sub> = 18 V	25°C		120	180	ns
OFF (EN)	Turn-off time from enable	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C			200	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C			205	ns
		V <sub>S</sub> = 18 V,	25°C		45		ns
ВВМ	Break-before-make time delay	$R_L = 300 \Omega$ , $C_L = 35 pF$	- 40°C to +85°C	1			ns
		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V <sub>DD</sub> rise time = 1µs	25°C		0.15		ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C		0.17		ms
	(100 - 1 - 4 - 4)	Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.17		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay $25^{\circ}C$ 930					ps
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 22 V, C <sub>L</sub> = 1 nF Refer to Charge Injection	25°C		- 16		рС
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Off Isolation	$V_S = 6 \text{ V, f} = 100 \text{ kHz}$ 25°C		- 75		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		- 55		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C		- 117		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1MHz$ Refer to Crosstalk	25°C		- 106		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		37		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C		- 0.18		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR			- 60		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP}$ = 22 V, $V_{BIAS}$ = 22 V $R_L$ = 10 k $\Omega$ , $C_L$ = 5 pF, f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.0004		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		34		pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		48		pF
C <sub>S(ON)</sub> ,	On capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		146		pF

提交文档反馈

11



# 5.12 12 V Single Supply: Electrical Characteristics

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted)

Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0 V,  $T_A$  = 25  $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH	<u>'</u>					
		V <sub>S</sub> = 0 V to 10 V	25°C		4.6	6	Ω
R <sub>ON</sub>	On-resistance	I <sub>D</sub> = - 10 mA	- 40°C to +85°C			7.5	Ω
		Refer to On-Resistance	- 40°C to +125°C			8.4	Ω
		V <sub>S</sub> = 0 V to 10 V	25°C		0.08	0.2	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	I <sub>D</sub> = - 10 mA	- 40°C to +85°C			0.32	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.35	Ω
		V <sub>S</sub> = 0 V to 10 V	25°C		1.2	2	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_{S} = -10 \text{ mA}$	- 40°C to +85°C			2.2	Ω
		Refer to On-Resistance	- 40°C to +125°C			2.4	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 6 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	- 40°C to +125°C		0.017		Ω/°C
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	- 0.5	0.05	0.5	nA
I <sub>S(OFF)</sub>	Source off leakage current(1)	Switch state is off V <sub>S</sub> = 10 V / 1 V	- 40°C to +85°C	- 2		2	nA
0(011)		V <sub>D</sub> = 1 V / 10 V Refer to Off-Leakage Current	- 40°C to +125°C	- 12		12	nA
	Drain off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	- 0.5	0.05	0.5	nA
I <sub>D(OFF)</sub>		Switch state is off V <sub>S</sub> = 10 V / 1 V	- 40°C to +85°C	- 3		3	nA
_(-,-,		V <sub>D</sub> = 1 V / 10 V Refer to Off-Leakage Current	- 40°C to +125°C	- 23		23	nA
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	- 1.5	0.05	1.5	nA
I <sub>S(ON)</sub> I <sub>D(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = 10 \text{ V or } 1 \text{ V}$	- 40°C to +85°C	- 3		3	nA
D(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 15		15	nA
LOGIC INF	PUTS (SEL / EN pins)					,	
$V_{IH}$	Logic voltage high		- 40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		- 40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		- 40°C to +125°C		0.005	2	μΑ
I <sub>IL</sub>	Input leakage current		- 40°C to +125°C	- 1	- 0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		- 40°C to +125°C		3		pF
POWER S	UPPLY						
			25°C		10	35	μA
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	- 40°C to +85°C			45	μΑ
		3	- 40°C to +125°C			55	μΑ

<sup>(1)</sup> When  $V_S$  is 10V,  $V_D$  is 1V, or when  $V_S$  is 1V,  $V_D$  is 10V.

提交文档反馈

Product Folder Links: TMUX7219-Q1

<sup>(2)</sup> When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.




# 5.13 12 V Single Supply: Switching Characteristics

 $V_{DD}$  = +12 V ± 10%,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +12 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP MAX	UNIT
		V <sub>S</sub> = 8 V	25°C		180 185	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C		215	ns
		Refer to Transition Time	- 40°C to +125°C		235	ns
		V <sub>S</sub> = 8 V	25°C		120 180	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_L = 300 \Omega$ , $C_L = 35 pF$	- 40°C to +85°C		210	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C		230	ns
		V <sub>S</sub> = 8 V	25°C		130 210	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C		235	ns
		Refer to Turn-on and Turn-off Time	- 40°C to +125°C		250	ns
		V <sub>S</sub> = 8 V,	25°C		40	ns
t <sub>BBM</sub>	Break-before-make time delay	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C	1		ns
		Refer to Break-Before-Make	- 40°C to +125°C	1		ns
		V <sub>DD</sub> rise time = 100ns	25°C		0.19	ms
T <sub>ON (VDD)</sub>	Device turn on time (V <sub>DD</sub> to output)	$R_L = 300  \Omega$ , $C_L = 35  pF$	- 40°C to +85°C		0.2	ms
	(VDD to output)	Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.2	ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	740	ps		
Q <sub>INJ</sub>	Charge injection	V <sub>D</sub> = 6 V, C <sub>L</sub> = 1 nF Refer to Charge Injection	25°C		- 6	pC
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Off Isolation	25°C	- 75		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Off Isolation	$V_S = 6 \text{ V, f} = 1 \text{ MHz}$   25°C		- 55	dB
X <sub>TALK</sub>	Crosstalk	$R_L$ = 50 $\Omega$ , $C_L$ = 5 pF $V_S$ = 6 V, f = 100 kHz Refer to Crosstalk	25°C	-	117	dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1MHz$ Refer to Crosstalk	25°C	-	106	dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		42	MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C	-	0.3	dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP} = 0.62 \text{ V on } V_{DD} \text{ and } V_{SS}$ $R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ Refer to ACPSRR			- 65	dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6 \text{ V}, V_{BIAS} = 6 \text{ V}$ $R_L = 10 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , $f = 20 \text{ Hz}$ to 20 kHz Refer to THD + Noise		0009	%	
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		38	pF
C <sub>D(OFF)</sub>	Drain off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		56	pF
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	On capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		150	pF



# **5.14 Typical Characteristics**




at  $T_A = 25$ °C




15


English Data Sheet: SCDS438












at T<sub>A</sub> = 25°C



Product Folder Links: TMUX7219-Q1

提交文档反馈

19

#### **6 Parameter Measurement Information**

#### 6.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol RON is used to denote onresistance.  $\boxtimes$  6-1 shows the measurement setup used to measure R $_{ON}$ . Voltage (V) and current (I $_{SD}$ ) are measured using the following setup, where  $R_{ON}$  is computed as  $R_{ON} = V / I_{SD}$ :




图 6-1. On-Resistance

### 6.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol I<sub>S(OFF)</sub>.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol I<sub>D(OFF)</sub>.

6-2 shows the setup used to measure both off-leakage currents.




图 6-2. Off-Leakage Measurement Setup

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: TMUX7219-Q1

# 6.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement. 🛭 6-3 shows the circuit used for measuring the on-leakage current, denoted by I<sub>S(ON)</sub> or I<sub>D(ON)</sub>.




图 6-3. On-Leakage Measurement Setup

#### **6.4 Transition Time**

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 

8 6-4 shows the setup used to measure transition time, denoted by the symbol transition.




图 6-4. Transition-Time Measurement Setup

Product Folder Links: TMUX7219-Q1

Copyright © 2025 Texas Instruments Incorporated

提交文档反馈

21

#### 6.5 t<sub>ON(EN)</sub> and t<sub>OFF(EN)</sub>

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \( \begin{align\*} \exists 6-5 \exists 6 shows the setup used to measure turn-on time, denoted by the symbol t<sub>ON(FN)</sub>.

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. \( \begin{array}{c} \ext{8-5} \ext{} \] shows the setup used to measure turn-off time, denoted by the symbol t<sub>OFF(EN)</sub>.




图 6-5. Turn-On and Turn-Off Time Measurement Setup

#### 6.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the break and the make is known as break-before-make delay. 图 6-6 shows the setup used to measure break-before-make delay, denoted by the symbol t<sub>OPEN(BBM)</sub>.




图 6-6. Break-Before-Make Delay Measurement Setup

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: TMUX7219-Q1

### 6.7 t<sub>ON (VDD)</sub> Time

The  $t_{ON\ (VDD)}$  time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system.  $\boxtimes$  6-7 shows the setup used to measure turn on time, denoted by the symbol  $t_{ON\ (VDD)}$ .




图 6-7. t<sub>ON (VDD)</sub> Time Measurement Setup

# 6.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. 86-8 shows the setup used to measure propagation delay, denoted by the symbol  $t_{PD}$ .




图 6-8. Propagation Delay Measurement Setup

# 6.9 Charge Injection

The TMUX7219-Q1 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_C$ . 86-9 shows the setup used to measure charge injection from source (Sx) to drain (D).




图 6-9. Charge-Injection Measurement Setup

#### 6.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. 86-10 shows the setup used to measure, and the equation used to calculate off isolation.




图 6-10. Off Isolation Measurement Setup

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *TMUX7219-Q1* 

#### 6.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. 8 6-11 shows the setup used to measure, and the equation used to calculate crosstalk.




图 6-11. Crosstalk Measurement Setup

#### 6.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. 

6-12 shows the setup used to measure bandwidth.




图 6-12. Bandwidth Measurement Setup

Product Folder Links: TMUX7219-Q1

25

#### 6.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output.

The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.




图 6-13. THD + N Measurement Setup


# 6.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mV $_{\rm PP}$ . The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

This helps stabilize the supply and immediately filter as much of the supply noise as possible.

Copyright © 2025 Texas Instruments Incorporated

English Data Sheet: SCDS438



$$PSRR = 20 \times Log \frac{V_{OUT}}{V_{IN}}$$

图 6-14. ACPSRR Measurement Setup


# 7 Detailed Description

#### 7.1 Overview

The TMUX7219-Q1 is a 2:1, 1-channel switch. Each input is turned on or turned off based on the state of the select line and enable pin.

# 7.2 Functional Block Diagram

The following figure shows the functional block diagram of the TMUX7219-Q1.



#### 7.3 Feature Description

#### 7.3.1 Bidirectional Operation

The TMUX7219-Q1 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

Product Folder Links: TMUX7219-Q1

# 7.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUX7219-Q1 ranges from  $V_{SS}$  to  $V_{DD}$ .

Copyright © 2025 Texas Instruments Incorporated

提交文档反馈

27

#### 7.3.3 1.8 V Logic Compatible Inputs

The TMUX7219-Q1 has 1.8 V logic compatible control for all logic control inputs. 1.8 V logic level inputs allows the device to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches.

#### 7.3.4 Integrated Pull-Up and Pull-Down Resistor on Logic Pins

The TMUX7219-Q1 has internal weak pull-up and pull-down resistors to GND to ensure the logic pins are not left floating. The value of this pull-down resistor is approximately 4 M  $\Omega$ , but is clamped to about 1  $\mu$ A at higher voltages. The EN pin integrates a pull-up resistor to V<sub>DD</sub> and the SEL pin integrates a pull-down resistor. This feature integrates up to two external components and reduces system size and cost.

### 7.3.5 Fail-Safe Logic

The TMUX7219-Q1 supports Fail-Safe Logic on the control input pins (EN and SEL) allowing for operation up to 44 V above ground, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pins of the TMUX7219-Q1 to be ramped to +44 V while  $V_{DD}$  and  $V_{SS}$  = 0 V. The logic control inputs are protected against positive faults of up to +44 V in powered-off condition, but do not offer protection against negative overvoltage conditions.

# 7.3.6 Latch-Up Immune

Latch-up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The latch-up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX72xx-Q1 family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX72xx-Q1 family of switches and multiplexers to be used in harsh environments. For more information on latch-up immunity refer to Using Latch Up Immune Multiplexers to Help Improve System Reliability.

#### 7.3.7 Ultra-Low Charge Injection

▼ 7-1 shows how the TMUX7219-Q1 has a transmission gate topology. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




图 7-1. Transmission Gate Topology

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *TMUX7219-Q1* 

The TMUX7219-Q1 contains specialized architecture to reduce charge injection on the source (Sx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the drain (D). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the drain (D) instead of the source (Sx). As a general rule, Cp should be 20x larger than the equivalent load capacitance on the source (Sx). 🗵 7-2 shows charge injection variation with source voltage with different compensation capacitors on the drain side.




图 7-2. Charge Injection Compensation

Product Folder Links: TMUX7219-Q1

29

English Data Sheet: SCDS438

#### 7.4 Device Functional Modes

When the EN pin of the TMUX7219-Q1 is pulled high, one of the switches is closed based on the state of the SEL pin. When the EN pin is pulled low, both of the switches are in an open state regardless of the state of the SEL pin. The control pins can be as high as 44 V.

The TMUX7219-Q1 can operate without any external components except for the supply decoupling capacitors. The EN pin has an internal pull-up resistor of 4 M $\Omega$ , and SEL pin has internal pull-down resistor of 4 M $\Omega$ . If unused, EN pin must be tied to V<sub>DD</sub> and SEL pin must be tied to GND to ensure the device does not consume additional current as highlighted in Implications of Slow or Floating CMOS Inputs. Unused signal path inputs (S1, S2, or D) should be connected to GND.

#### 7.5 Truth Tables

表 7-1 show the truth tables for the TMUX7219-Q1.

表 7-1. TMUX7219-Q1 Truth Table

EN	SEL	Selected Source Connected To Drain (D) Pin
0	X <sup>(1)</sup>	All sources are off (HI-Z)
1	0	S1
1	1	S2

X denotes do not care.

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: TMUX7219-Q1

# 8 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 8.1 Application Information

TMUX7219-Q1 is part of the precision switches and multiplexers family of devices. TMUX7219-Q1 offers low RON, low on and off leakage currents, and ultra-low charge injection performance. These properties make TMUX7219-Q1 ideal for implementing high precision industrial systems requiring selection of one of two inputs or outputs.

# 8.2 Typical Applications

#### 8.2.1 Data Acquisition Calibration

One application of the TMUX7219-Q1 is in Data Acquisition systems (DAQ). To account for system loss and ensure the lowest possible noise floor, a calibration path is needed. To minimize board space and automate this procedure, many applications utilize a 2:1 (SPDT) switch. 8-1 shows the TMUX7219-Q1 configured for switching a calibration path on a precision measurement module.




图 8-1. Calibration Path Switching for Data Acquisition

#### 8.2.2 Design Requirements

For the design example, use the parameters listed in 表 8-1.

表 8-1. Design Parameters

PARAMETERS	VALUES
Supply (V <sub>DD</sub> )	12 V
Supply (V <sub>SS</sub> )	-12 V
MUX I/O signal range	−12 V to 12 V (Rail-to-Rail)
Control logic thresholds	1.8 V compatiable (up to V <sub>DD</sub> )
EN	EN pulled high to enable the switch

Copyright © 2025 Texas Instruments Incorporated

提交文档反馈

31

#### 8.2.3 Detailed Design Procedure

# 8.3 Power Supply Recommendations

The TMUX7219-Q1 operates across a wide supply range of  $\pm 4.5$  V to  $\pm 22$  V (4.5 V to 44 V in single-supply mode). The device also performs well with asymmetrical supplies such as  $V_{DD} = 12$  V and  $V_{SS} = -5$  V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F at both the V<sub>DD</sub> and V<sub>SS</sub> pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.

#### 8.4 Layout

#### 8.4.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self-inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. 8-2 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 8-2. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference

Copyright © 2025 Texas Instruments Incorporated

from the other layers of the board. Be careful when designing test points, through-hole pins are not

⊠ 8-3 shows an example of a PCB layout with the TMUX7219-Q1. Some key considerations are as follows:

- For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between VDD/VSS and GND. We recommend a 0.1 µF and 1 µF capacitor, placing the lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.

recommended at high frequencies.

- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

### 8.4.2 Layout Example




图 8-3. TMUX7219-Q1DGK Layout Example

Copyright © 2025 Texas Instruments Incorporated

提交文档反馈

33

English Data Sheet: SCDS438



# 9 Device and Documentation Support

#### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- · Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- · Texas Instruments, Multiplexers and Signal Switches Glossary application report
- Texas Instruments, QFN/SON PCB Attachment application report
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application report
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application report
- Texas Instruments, TMUX7219-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA functional safety FIT rate, FMD and Pin-FMA

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 9.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

#### 10 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision B (July 2024) to Revision C (December 2024)							
• 删除了整个数据表中对 RQX 封装的所有提及	1						
Added the Integrated Pull-Down Resistor on Logic Pins section	<mark>28</mark>						
Changes from Revision A (June 2021) to Revision B (July 2024)	Page						
Updated IIH specification	F						

Product Folder Links: TMUX7219-Q1

Copyright © 2025 Texas Instruments Incorporated

# Changes from Revision \* (January 2021) to Revision A (June 2021)

Page

• 将数据表的状态从*预告信息* 更改为*量产数据* .......1

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TMUX7219-Q1

Copyright © 2025 Texas Instruments Incorporated

提交文档反馈

35



www.ti.com 20-Dec-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TMUX7219DGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(X219, X219Q) Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 20-Dec-2024

#### OTHER QUALIFIED VERSIONS OF TMUX7219-Q1:

◆ Catalog : TMUX7219

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Jan-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7219DGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jan-2025



#### \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TMUX7219DGKRQ1	VSSOP	DGK	8	2500	353.0	353.0	32.0	



SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司