

## TPA311xD2-Q1 100W 和 50W D 类立体声汽车用放大器

### 1 特性

- 支持多路输出配置
  - 21V 电压、4Ω 桥接负载 (BTL) 负载条件下的功率为  $2 \times 50W$  (TPA3116D2-Q1)
  - 24V 电压、8Ω BTL 负载条件下的功率为  $2 \times 30W$  (TPA3118D2-Q1)
- 宽电压范围: 4.5V 至 26V
- 高效 D 类运行
  - 兼具 > 90% 的功率效率与低空闲损耗特性, 大幅减小了散热器尺寸
  - 高级调制系统配置
- 多重开关频率
  - AM 抑制
  - 主从模式同步
  - 高达 1.2MHz 的切换频率
- 采用具有高 PSRR 的反馈功率级架构, 降低了 PSU 需求
- 可编程功率限制
- 差分 and 单端输入
- 立体声 BTL 和单声道并行桥接负载 (PBTL) 模式
- 由单电源供电运行, 减少了元件数量
- 集成了具有错误报告功能的自保护电路, 其中包括过压、欠压、过热、直流检测和短路等保护
- 旨在满足汽车电磁兼容性 (EMC) 要求
- 耐热增强型封装
  - DAD (32 引脚散热薄型小外形尺寸 (HTSSOP) 封装, 焊盘朝上)
  - DAP (32 引脚 HTSSOP 封装, 焊盘朝下)
  - 40°C 至 125°C 环境温度范围
- 符合汽车应用要求
- 具有符合 AEC-Q100 的下列结果:
  - 器件温度 1 级: -40°C 至 125°C 的环境运行温度范围
  - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类等级 H2
  - 器件组件充电模式 (CDM) ESD 分类等级 C4B

### 2 应用范围

- 车载音频
- 紧急呼叫
- 驾驶员通知

### 3 说明

TPA311xD2-Q1 器件是用于驱动扬声器的汽车类高效立体声数字放大器功率级, 单声道模式下的驱动功率高达 100W/2Ω。TPA3118D2-Q1 甚至可以在不使用外部散热器的情况下在双层 PCB 上提供  $2 \times 30W/8\Omega$  的功率。如果需要更高的功率, 可以选用 TPA3116D2-Q1, 这款器件在其顶层散热焊盘上连接一个小型散热器后可提供  $2 \times 50W/4\Omega$  的功率。

TPA311xD2-Q1 高级振荡器和 PLL 电路采用多开关频率选项来抑制 AM 干扰; 搭配使用主从模式选项时, 还可使多个器件实现同步。


TPA311xD2-Q1 器件针对短路、过热、过压、欠压和直流等故障提供了全面保护。在过载情况下, 器件会将故障情况报告给处理器, 从而避免自身遭到损坏。

#### 器件信息(1)

器件	封装	散热焊盘
TPA3116D2-Q1	HTSSOP (32)	顶层
TPA3118D2-Q1		底层

(1) 如需了解所有可用封装, 请见数据表末尾的可订购产品附录。

#### 简化应用电路



## 目录

<b>1</b>	特性 .....	<b>1</b>	7.3	Feature Description .....	<b>10</b>
<b>2</b>	应用范围 .....	<b>1</b>	7.4	Device Functional Mode .....	<b>18</b>
<b>3</b>	说明 .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>19</b>
<b>4</b>	修订历史记录 .....	<b>2</b>	8.1	Application Information .....	<b>19</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	8.2	Typical Application .....	<b>19</b>
<b>6</b>	<b>Specifications</b> .....	<b>5</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>22</b>
6.1	Absolute Maximum Ratings .....	<b>5</b>	<b>10</b>	<b>Layout</b> .....	<b>22</b>
6.2	ESD Ratings .....	<b>5</b>	10.1	Layout Guidelines .....	<b>22</b>
6.3	Recommended Operating Conditions .....	<b>5</b>	10.2	Layout Example .....	<b>23</b>
6.4	Thermal Information .....	<b>6</b>	10.3	Heat Sink Used on the EVM .....	<b>25</b>
6.5	DC Electrical Characteristics .....	<b>6</b>	<b>11</b>	<b>器件和文档支持</b> .....	<b>26</b>
6.6	AC Electrical Characteristics .....	<b>7</b>	11.1	器件支持 .....	<b>26</b>
6.7	Timing Requirements .....	<b>7</b>	11.2	相关链接 .....	<b>26</b>
6.8	Typical Characteristics .....	<b>8</b>	11.3	商标 .....	<b>26</b>
<b>7</b>	<b>Detailed Description</b> .....	<b>10</b>	11.4	静电放电警告 .....	<b>26</b>
7.1	Overview .....	<b>10</b>	11.5	Glossary .....	<b>26</b>
7.2	Functional Block Diagram .....	<b>10</b>	<b>12</b>	<b>机械、封装和可订购信息</b> .....	<b>26</b>

## 4 修订历史记录


### Changes from Original (July 2015) to Revision A

**Page**


- |   |  |          |
|---|--|----------|
| • | Added all information following the pin description diagrams ..... | <b>4</b> |
|---|--|----------|

## 5 Pin Configuration and Functions

**DAD PowerPAD™ Package  
32-Pin HTSSOP With Exposed Thermal Pad Up  
TPA3116D2-Q1 Top View**



**DAP PowerPAD Package  
32-Pin HTSSOP With Exposed Thermal Pad Down  
TPA3118D2-Q1 Top View**



**Table 1. Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
AM[2:0]	13–15	I	AM avoidance frequency selection
AVCC	17	P	Analog supply
BSNL	20	BST	Bootstrap for negative left channel output, connect to 220-nF X5R, or better ceramic cap to OUTPL
BSNR	26	BST	Bootstrap for negative right channel output, connect to 220-nF X5R, or better ceramic cap to OUTNR
BSPL	24	BST	Bootstrap for positive left channel output, connect to 220-nF X5R, or better ceramic cap to OUTNL
BSPR	30	BST	Bootstrap for positive right channel output, connect to 220-nF X5R or better ceramic cap to OUTPR
$\overline{\text{FAULT}}$	3	DO	General fault reporting including overtemperature, dc detect, open drain. $\overline{\text{FAULT}}$ = High, normal operation $\overline{\text{FAULT}}$ = Low, fault condition
GAIN/SLV	8	I	Selects gain and selects between master and slave modes depending on pin voltage divider.
GND	9, 22, 25, 28	G	Ground
GVDD	7	PO	Internally generated gate voltage supply. Not to be used as a supply or connected to any component other than a 1- $\mu$ F X7R ceramic decoupling capacitor and the PLIMIT and GAIN/SLV resistor dividers.
LINN	11	I	Negative audio input for left channel. Biased at 3 V. Connect to GND for PBTL mode.
LINP	10	I	Positive audio input for left channel. Biased at 3 V. Connect to GND for PBTL mode.
MODSEL	1	I	Mode selection logic input (LOW = BD mode, HIGH = 1 SPW mode). TTL logic levels with compliance to AVCC.
MUTE	12	I	Mute signal for fast disable or enable of outputs (HIGH = outputs Hi-Z, LOW = outputs enabled). TTL logic levels with compliance to AVCC.
OUTNL	21	PO	Negative left-channel output
OUTNR	27	PO	Negative right-channel output
OUTPL	23	PO	Positive left-channel output
OUTPR	29	PO	Positive right-channel output
PLIMIT	6	I	Power limit level adjust. Connect a resistor divider from GVDD to GND to set power limit. Connect directly to GVDD for no power limit.
PVCC	18, 19, 31, 32	P	Power supply
RINN	5	I	Negative audio input for right channel. Biased at 3 V.
RINP	4	I	Positive audio input for right channel. Biased at 3 V.
$\overline{\text{SD}}$	2	I	Shutdown logic input for audio amp (LOW = outputs Hi-Z, HIGH = outputs enabled). TTL logic levels with compliance to AVCC.
SYNC	16	DIO	Clock input/output for synchronizing multiple class-D devices. Direction determined by GAIN/SLV pin.
Thermal pad	—	G	Connect to GND for best system performance. If not connected to GND, leave floating.

(1) **TYPE:** DO = Digital output, I = Analog input, G = General ground, PO = Power output, BST = Bootstrap.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	UNIT
Supply voltage, $V_{CC}$	PVCC, AVCC	-0.3 to 30	V
Input voltage, $V_I$	INPL, INNL, INPR, INNR	-0.3 to 6.3	V
	PLIMIT, GAIN/SLV, SYNC	-0.3 to GVDD + 0.3	V
	AM0, AM1, AM2, MUTE, $\overline{SD}$ , MODSEL	-0.3 to $PV_{CC} + 0.3$	V
Slew rate, maximum <sup>(2)</sup>	AM0, AM1, AM2, MUTE, $\overline{SD}$ , MODSEL	10	V/ms
Operating ambient temperature, $T_A$		-40 to 125	°C
Operating junction temperature range, $T_J$		-40 to 150	°C
Storage temperature range, $T_{stg}$		-40 to 125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) 100-k $\Omega$  series resistor is needed if maximum slew rate is exceeded.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		$\pm 2000$
	Charged-device model (CDM), per AEC Q100-011	All pins	$\pm 450$
		Corner pins (1, 16, 17, and 32)	$\pm 450$

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	PVCC, AVCC	4.5		26	V
$V_{IH}$	High-level input voltage	AM0, AM1, AM2, MUTE, $\overline{SD}$ , SYNC, MODSEL	2			V
$V_{IL}$	Low-level input voltage	AM0, AM1, AM2, MUTE, $\overline{SD}$ , SYNC, MODSEL			0.8	V
$V_{OL}$	Low-level output voltage	$\overline{FAULT}$ , $R_{PULLUP} = 100\text{ k}\Omega$ , $V_{(PVCC)} = 26\text{ V}$			0.8	V
$I_{IH}$	High-level input current	AM0, AM1, AM2, MUTE, $\overline{SD}$ , MODSEL ( $V_I = 2\text{ V}$ , $V_{CC} = 18\text{ V}$ )			50	$\mu\text{A}$
$R_L$	Minimum load impedance	Output filter: L = 10 $\mu\text{H}$ , C = 680 nF, BTL	3.2	4		$\Omega$
		Output filter: L = 10 $\mu\text{H}$ , C = 1 $\mu\text{F}$ , PBTL	1.6			
$L_o$	Output-filter inductance	Minimum output filter inductance under short-circuit condition	1			$\mu\text{H}$

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPA3116D2-Q1	TPA3118D2-Q1	UNIT
		DAD	DAP	
		32 PINS	32 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	44.7 <sup>(2)</sup>	32.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	1.2	17.2	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	21.5	17.3	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.2	0.4	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	21	17.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	1	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

(2) Modeled with a 15-mm × 15-mm × 2-mm copper heat slug heat sink. A better heat sink or airflow would yield a much better R<sub>θJA</sub>. Perfect heat sink results could be as low as R<sub>θJC(top)</sub> = 1.2 °C/W.

## 6.5 DC Electrical Characteristics

T<sub>A</sub> = 25°C, AV<sub>CC</sub> = PV<sub>CC</sub> = 12 V to 24 V, R<sub>L</sub> = 4 Ω (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Class-D output offset voltage (measured differentially)	V <sub>I</sub> = 0 V, gain = 36 dB		1.5	15	mV
I <sub>CC</sub>	Quiescent supply current	$\overline{SD} = 2$ V, no load or filter, V <sub>(PVCC)</sub> = 12 V		20	35	mA
		$\overline{SD} = 2$ V, no load or filter, V <sub>(PVCC)</sub> = 24 V		32	50	
I <sub>CC(SD)</sub>	Quiescent supply current in shutdown mode	$\overline{SD} = 0.8$ V, no load or filter, V <sub>(PVCC)</sub> = 12 V		<50		μA
		$\overline{SD} = 0.8$ V, no load or filter, V <sub>(PVCC)</sub> = 24 V		50	400	
r <sub>DS(on)</sub>	Drain-source on-state resistance, measured pin-to-pin	V <sub>(PVCC)</sub> = 21 V, I <sub>O</sub> = 500 mA, T <sub>J</sub> = 25°C		120		mΩ
G	Gain (BTL)	R1 = open, R2 = 20 kΩ	19	20	21	dB
		R1 = 100 kΩ, R2 = 20 kΩ	25	26	27	
		R1 = 100 kΩ, R2 = 39 kΩ	31	32	33	dB
		R1 = 75 kΩ, R2 = 47 kΩ	35	36	37	
G	Gain (SLV)	R1 = 51 kΩ, R2 = 51 kΩ	19	20	21	dB
		R1 = 47 kΩ, R2 = 75 kΩ	25	26	27	
		R1 = 39 kΩ, R2 = 100 kΩ	31	32	33	dB
		R1 = 16 kΩ, R2 = 100 kΩ	35	36	37	
t <sub>on</sub>	Turn-on time	V <sub>(<math>\overline{SD}</math>)</sub> = 2 V		10		ms
t <sub>off</sub>	Turn-off time	V <sub>(<math>\overline{SD}</math>)</sub> = 0.8 V		2		μs
GVDD	Gate drive supply	I <sub>(GVDD)</sub> < 200 μA	6.4	6.9	7.4	V
V <sub>O</sub>	Output voltage maximum under PLIMIT control	V <sub>(PLIMIT)</sub> = 2 V; V <sub>I</sub> = 1 V <sub>rms</sub>	6.75	7.9	8.75	V

### 6.6 AC Electrical Characteristics

T<sub>A</sub> = 25°C, AV<sub>CC</sub> = PV<sub>CC</sub> = 12 V to 24 V, R<sub>L</sub> = 4 Ω (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
KSVR	Power supply ripple rejection	200 mV <sub>PP</sub> ripple at 1 kHz, gain = 20 dB, inputs ac-coupled to GND		-70		dB
P <sub>O</sub>	Continuous output power	THD+N = 10%, f = 1 kHz, V <sub>(PVCC)</sub> = 14.4 V		25		W
		THD+N = 10%, f = 1 kHz, V <sub>(PVCC)</sub> = 21 V		50		
THD+N	Total harmonic distortion + noise	V <sub>CC</sub> = 21 V, f = 1 kHz, P <sub>O</sub> = 25 W (half-power)		0.1%		
V <sub>n</sub>	Output integrated noise	20 Hz to 22 kHz, A-weighted filter, gain = 20 dB		65		μV
				-80		dBV
	Crosstalk	V <sub>O</sub> = 1 V <sub>rms</sub> , gain = 20 dB, f = 1 kHz		-100		dB
SNR	Signal-to-noise ratio	Maximum output at THD+N < 1%, f = 1 kHz, gain = 20 dB, A-weighted		102		dB
f <sub>OSC</sub>	Oscillator frequency	AM[2:0] = 000	376	400	424	kHz
		AM[2:0] = 001	470	500	530	
		AM[2:0] = 010	564	600	636	
		AM[2:0] = 011	940	1000	1060	
		AM[2:0] = 100	1128	1200	1278	
		AM[2:0] = 101	Reserved			
		AM[2:0] = 110				
		AM[2:0] = 111				
	Thermal trip point		150		°C	
	Thermal hysteresis		15		°C	
	Overcurrent trip point		7.5		A	

### 6.7 Timing Requirements

	MIN	NOM	MAX	UNIT
t <sub>d</sub> Delay from MUTE rising to $\overline{SD}$ falling	1.4			s






Figure 1. Timing Requirement for  $\overline{SD}$

### 6.8 Typical Characteristics


$f_s = 400$  kHz, BD mode (unless otherwise noted)




**Figure 2. Total Harmonic Distortion + Noise (BTL) vs Frequency**




**Figure 3. Total Harmonic Distortion + Noise (BTL) vs Frequency**




**Figure 4. Total Harmonic Distortion + Noise (BTL) vs Output Power**



**Figure 5. Total Harmonic Distortion + Noise (BTL) vs Output Power**



**Figure 6. Output Power (BTL) vs PLIMIT Voltage**



**Figure 7. Maximum Output Power (BTL) vs Supply Voltage**



Typical Characteristics (continued)

$f_s = 400$  kHz, BD mode (unless otherwise noted)




Figure 8. Power Efficiency (BTL) vs Output Power




Figure 9. Crosstalk vs Frequency




Figure 10. Total Harmonic Distortion + Noise (BTL) vs Frequency




Figure 11. Gain and Phase (BTL) vs Frequency


## 7 Detailed Description

### 7.1 Overview

The TPA311xD2-Q1 devices are highly efficient class-D audio amplifiers with integrated 120-mΩ MOSFETs that allow output currents up to 7.5 A. The high efficiency allows the amplifier to provide an excellent audio performance without the need for a bulky heat sink.

The device can be configured for either master or slave operation by using the SYNC pin. Doing so helps to prevent audible beat noise.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Gain Setting and Master and Slave

The gain of the TPA311xD2-Q1 family is set by the voltage divider connected to the GAIN/SLV control pin. Master or slave mode is also controlled by the same pin. An internal ADC is used to detect the eight input states. The first four stages set the GAIN in master mode to gains of 20, 26, 32, and 36 dB, respectively, whereas the next four stages set the GAIN in slave mode to gains of 20, 26, 32, and 36 dB, respectively. The gain setting is latched during power up and cannot be changed while device is powered. [Table 2](#) lists the recommended resistor values and the state and gain.

Table 2. Gain and Master or Slave

MASTER / SLAVE MODE	GAIN	R1 (to GND) <sup>(1)</sup>	R2 (to GVDD) <sup>(1)</sup>	INPUT IMPEDANCE
Master	20 dB	5.6 kΩ	OPEN	60 kΩ
Master	26 dB	20 kΩ	100 kΩ	30 kΩ
Master	32 dB	39 kΩ	100 kΩ	15 kΩ
Master	36 dB	47 kΩ	75 kΩ	9 kΩ
Slave	20 dB	51 kΩ	51 kΩ	60 kΩ
Slave	26 dB	75 kΩ	47 kΩ	30 kΩ
Slave	32 dB	100 kΩ	39 kΩ	15 kΩ
Slave	36 dB	100 kΩ	16 kΩ	9 kΩ

(1) Resistor tolerance should be 5% or better.




Figure 12. Gain, Master or Slave

In master mode, the SYNC terminal is an output, in slave mode, SYNC terminal is an input for a clock input.

### 7.3.2 Input Impedance

The input stage of the TPA311xD2-Q1 family is a fully differential input stage, and the input impedance changes with the gain setting from 9 kΩ at 36-dB gain to 60 kΩ at 20-dB gain. Table 2 lists the values from minimum to maximum gain. The tolerance of the input resistor value is ±20%, so the minimum value is higher than 7.2 kΩ. The inputs must be ac-coupled to minimize the output dc offset and ensure correct ramping of the output voltages during power ON and power OFF. The input ac-coupling capacitor together with the input impedance forms a high-pass filter with the following cutoff frequency:

$$f = \frac{1}{2\pi Z_i C_i} \tag{1}$$

If a flat bass response is required down to 20 Hz, the recommended cutoff frequency is a tenth of that, 2 Hz. Table 3 lists the recommended ac-coupling capacitors for each gain step. If –3 dB is accepted at 20 Hz, 10 times lower capacitors can be used – for example, a 1 μF can be used.

Table 3. Recommended Input AC-Coupling Capacitors

GAIN	INPUT IMPEDANCE	INPUT CAPACITANCE	HIGH-PASS FILTER
20 dB	60 kΩ	1.5 μF	1.8 Hz
26 dB	30 kΩ	3.3 μF	1.6 Hz
32 dB	15 kΩ	5.6 μF	2.3 Hz
36 dB	9 kΩ	10 μF	1.8 Hz




Figure 13. Input Impedance

The input capacitors used should be a type with low leakage, like quality electrolytic, tantalum, or ceramic. If a polarized type is used, the positive connection should face the input pins, which are biased to 3 Vdc.


### 7.3.3 Start-Up and Shutdown Operation

The TPA311xD2-Q1 family employs a shutdown mode of operation designed to reduce supply current ( $I_{CC}$ ) to the absolute minimum level for power conservation during periods of nonuse. The  $\overline{SD}$  input pin should be held high (see [Recommended Operating Conditions](#) for  $\overline{SD}$   $V_{IH}$  and  $V_{IL}$  levels) during normal operation when the amplifier is in use. Pulling  $\overline{SD}$  low sets the outputs to mute, and the amplifier enters a low-current state. It is not recommended to leave  $\overline{SD}$  unconnected, because amplifier operation would be unpredictable.

For the best power-off pop performance, place the amplifier in the shutdown mode prior to removing the power supply. The gain setting is selected at the end of the start-up cycle. At the end of the start-up cycle, the gain is selected and cannot be changed until the next power up.

### 7.3.4 PLIMIT Operation

The TPA311xD2-Q1 family has a built-in voltage limiter that can be used to limit the output voltage level below the supply rail, the amplifier simply operates as if it was powered by a lower supply voltage, and thereby limits the output power. Add a resistor divider from GVDD to ground to set the voltage at the PLIMIT pin. An external reference may also be used if tighter tolerance is required. Add a 1- $\mu$ F capacitor from the PLIMIT pin to ground to ensure stability. It is recommended to connect PLIMIT to GVDD when using 1SPW-modulation mode.



**Figure 14. Power Limit Example**

The PLIMIT circuit sets a limit on the output peak-to-peak voltage. The limiting is done by limiting the duty cycle to a fixed maximum value. This limit can be thought of as a *virtual* voltage rail which is lower than the supply connected to PVCC. This virtual rail is approximately 4 times the voltage at the PLIMIT pin. This output voltage can be used to calculate the maximum output power for a given maximum input voltage and speaker impedance.

$$P_{OUT} = \frac{\left( \left( \frac{R_L}{R_L + 2 \times R_S} \right) \times V_P \right)^2}{2 \times R_L} \quad \text{for unclipped power}$$

where

- $P_{OUT} (10\%THD) = 1.25 \times P_{OUT} (\text{unclipped})$
- $R_L$  is the load resistance.
- $R_S$  is the total series resistance including  $R_{DS(on)}$  and output filter resistance.
- $V_P$  is the peak amplitude
- $V_P = 4 \times \text{PLIMIT voltage}$  if  $\text{PLIMIT} < 4 \times V_P$

(2)

**Table 4. Power Limit Example**

PV <sub>CC</sub> (V)	PLIMIT VOLTAGE (V) <sup>(1)</sup>	R to GND	R to GVDD	OUTPUT VOLTAGE (V <sub>rms</sub> )
24 V	GVDD	Short	Open	17.9
24 V	3.3	45 kΩ	51 kΩ	12.67
24 V	2.25	24 kΩ	51 kΩ	9
12 V	GVDD	Short	Open	10.33
12 V	2.25	24 kΩ	51 kΩ	9
12 V	1.5	18 kΩ	68 kΩ	6.3

(1) PLIMIT measurements taken with EVM gain set to 26 dB and input voltage set to 1 V<sub>rms</sub>.

### 7.3.5 GVDD Supply

The GVDD supply is used to power the gates of the output full-bridge transistors. The GVDD supply can also be used to supply the PLIMIT and GAIN/SLV voltage dividers. Decouple GVDD with an X5R ceramic 1-μF capacitor to GND. The GVDD supply is not intended to be used for external supply. It is recommended to limit the current consumption by using resistor voltage dividers of 100 kΩ or more for GAIN/SLV and PLIMIT.

### 7.3.6 BSPx and BSNx Capacitors

The full H-bridge output stages use only NMOS transistors. Therefore, to turn on correctly they require bootstrap capacitors for the high side of each output. A 220-nF ceramic capacitor of quality X5R or better, rated for at least 16 V, must be connected from each output to its corresponding bootstrap input. (See the application circuit diagram in [Figure 19](#).) The bootstrap capacitors connected between the BSxx pins and their corresponding outputs function as a floating power supply for the high-side N-channel power MOSFET gate-drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high enough to keep the high-side MOSFETs turned on.

### 7.3.7 Differential Inputs

The differential input stage of the amplifier cancels any noise that appears on both input lines of the channel. To use the TPA311xD2-Q1 family with a differential source, connect the positive lead of the audio source to the RINP or LINP input and the negative lead from the audio source to the RINN or LINN input. To use the TPA311xD2-Q1 family with a single-ended source, ac-ground the negative input through a capacitor equal in value to the input capacitor on the positive input and apply the audio source to either input. In a single-ended input application, the unused input should be ac-grounded at the audio source instead of at the device input for best noise performance. For good transient performance, the impedance seen at each of the two differential inputs should be the same.

The impedance seen at the inputs should be limited to an RC time constant of 1 ms or less if possible. This is to allow the input dc-blocking capacitors to become completely charged during the 10-ms power-up time. If the input capacitors are not allowed to completely charge, there is some additional sensitivity to component matching which can result in a pop if the input components are not well matched.

### 7.3.8 Device Protection System

The TPA311xD2-Q1 family contains a complete set of protection circuits to make system design efficient as well as to protect the device against any kind of permanent failures due to short circuits, overload, overtemperature, and undervoltage. The FAULT pin signals if an error is detected according to [Table 5](#):

**Table 5. Fault Reporting**

FAULT	TRIGGERING CONDITION (typical value)	FAULT	ACTION	LATCHED OR SELF-CLEARING
Overcurrent	Output short or short to PVCC or GND	Low	Output high impedance	Latched
Overtemperature	T <sub>j</sub> > 150°C	Low	Output high impedance	Latched
Too-high dc offset	DC output voltage	Low	Output high impedance	Latched
Undervoltage on PVCC	V <sub>(PVCC)</sub> < 4.5 V	–	Output high impedance	Self-clearing
Overvoltage on PVCC	V <sub>(PVCC)</sub> > 27 V	–	Output high impedance	Self-clearing

### 7.3.9 DC-Detect Protection

The TPA311xD2-Q1 family has circuitry which protects the speakers from dc current, which might occur due to defective capacitors on the input or shorts on the printed circuit board at the inputs. A dc-detect fault is reported on the  $\overline{\text{FAULT}}$  pin as a low state. The dc-detect fault also causes the amplifier to shut down by changing the state of the outputs to Hi-Z.

If automatic recovery from the short-circuit protection latch is desired, connect the  $\overline{\text{FAULT}}$  pin directly to the  $\overline{\text{SD}}$  pin. This allows the  $\overline{\text{FAULT}}$  pin function to automatically drive the  $\overline{\text{SD}}$  pin low which clears the dc-detect protection latch.

A dc-detect fault is issued when the output differential duty-cycle of either channel exceeds 60% for more than 420 ms at the same polarity. For several values of the supply voltage, Table 6 shows some examples of the typical output offset voltages that trigger dc-detect protection. This feature protects the speaker from large dc currents or ac currents less than 2 Hz. To avoid nuisance faults due to the dc-detect circuit, hold the  $\overline{\text{SD}}$  pin low at power up until the signals at the inputs are stable. Also, take care to match the impedance seen at the positive and negative inputs to avoid nuisance dc-detect faults.

Table 6 lists the minimum output offset voltages required to trigger the dc detect. The outputs must remain at or above the voltage listed in the table for more than 420 ms to trigger the dc detect.

**Table 6. DC Detect Threshold**

$V_{(\text{PVCC})}$ (V)	$V_{\text{OS}}$ - OUTPUT OFFSET VOLTAGE (V)
4.5	0.96
6	1.3
12	2.6
18	3.9

### 7.3.10 Short-Circuit Protection and Automatic Recovery Feature

The TPA311xD2-Q1 family has protection from overcurrent conditions caused by a short circuit on the output stage. The short-circuit protection fault is reported on the  $\overline{\text{FAULT}}$  pin as a low state. The amplifier outputs are switched to a high-impedance state when the short-circuit protection latch is engaged. The latch can be cleared by cycling the  $\overline{\text{SD}}$  pin through the low state.

If automatic recovery from the short-circuit protection latch is desired, connect the  $\overline{\text{FAULT}}$  pin directly to the  $\overline{\text{SD}}$  pin. This allows the  $\overline{\text{FAULT}}$  pin function to automatically drive the  $\overline{\text{SD}}$  pin low, which clears the short-circuit protection latch.

In systems where a possibility of a permanent short from the output to PVDD or to a high-voltage battery like a car battery can occur, pull the MUTE pin low with the  $\overline{\text{FAULT}}$  signal and an inverting transistor to ensure a high-Z restart, as shown in Figure 15.




Figure 15. MUTE Driven by Inverted  $\overline{FAULT}$

### 7.3.11 Thermal Protection

Thermal protection on the TPA311xD2-Q1 family prevents damage to the device when the internal die temperature exceeds 150°C. There is a  $\pm 15^\circ\text{C}$  tolerance on this trip point from device to device. Once the die temperature exceeds the thermal trip point, the device enters the shutdown state and the outputs are disabled. This is a latched fault.

Thermal protection faults are reported on the  $\overline{FAULT}$  pin as a low state.


If automatic recovery from the thermal protection latch is desired, connect the  $\overline{FAULT}$  pin directly to the  $\overline{SD}$  pin. This allows the  $\overline{FAULT}$  pin function to automatically drive the  $\overline{SD}$  pin low, which clears the thermal protection latch.

### 7.3.12 TPA311xD2-Q1 Modulation Scheme

The TPA311xD2-Q1 family has the option of running in either BD modulation or 1SPW modulation; this is set by the MODSEL pin.

#### 7.3.12.1 MODSEL = GND: BD Modulation

Each output is switching from 0 volts to the supply voltage. The OUTP<sub>x</sub> and OUTN<sub>x</sub> are in phase with each other with no input so that there is little or no current in the speaker. The duty cycle of OUTP<sub>x</sub> is greater than 50% and OUTN<sub>x</sub> is less than 50% for positive output voltages. The duty cycle of OUTP<sub>x</sub> is less than 50% and OUTN<sub>x</sub> is greater than 50% for negative output voltages. The voltage across the load sits at 0 V throughout most of the switching period, reducing the switching current, which reduces any I<sup>2</sup>R losses in the load.


**Figure 16. BD Mode Modulation**

### 7.3.12.2 *MODSEL = HIGH: 1SPW Modulation*

The 1SPW mode alters the normal modulation scheme in order to achieve higher efficiency with a slight penalty in THD degradation, and more attention required in the output filter selection. In 1SPW mode, the outputs operate at approximately 15% modulation during idle conditions. When an audio signal is applied, one output decreases and one increases. The decreasing output signal quickly rails to GND at which point all the audio modulation takes place through the rising output. The result is that only one output is switching during a majority of the audio cycle. Efficiency is improved in this mode due to the reduction of switching losses. The THD penalty in 1SPW mode is minimized by the high-performance feedback loop. The resulting audio signal at each half-output has a discontinuity each time the output rails to GND. This can cause ringing in the audio reconstruction filter unless care is taken in the selection of the filter components and type of filter used.






Figure 17. 1SPW Mode Modulation

### 7.3.13 AM Avoidance EMI Reduction

To reduce interference in the AM radio band, the TPA3116D2-Q1 has the ability to change the switching frequency via the AM[2:0] pins. The recommended frequencies are listed in [Table 7](#). The fundamental frequency and its second harmonic straddle the AM radio band listed. This eliminates the tones that can be present due to the switching frequency being demodulated by the AM radio.

**Table 7. AM Frequencies**


US AM FREQUENCY (kHz)	EUROPEAN AM FREQUENCY (kHz)	SWITCHING FREQUENCY (kHz)	AM2	AM1	AM0
	522–540				
540–917	540–914	500	0	0	1
917–1125	914–1122	600 (or 400)	0 0	1 0	0 0
1125–1375	1122–1373	500	0	0	1
1375–1547	1373–1548	600 (or 400)	0 0	1 0	0 0
1547–1700	1548–1701	600 (or 500)	0 0	1 0	0 1

## 7.4 Device Functional Mode

### 7.4.1 Mono Mode (PBTL)

The TPA311xD2-Q1 family can be connected in MONO mode enabling up to 100-W output power. This is done by:

- Connecting INPL and INNPL directly to ground (without capacitors) to set the device in mono mode during power up
- Connecting OUTPR and OUTNR together for the positive speaker terminal and OUTNL and OUTPL together for the negative terminal
- Applying the analog input signal to INPR and INNR


**Figure 18. Mono Mode (PBTL)**

## 8 Application and Implementation

---

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 8.1 Application Information

This section describes a 2.1 master-and-slave application. The master is configured as stereo outputs and the slave is configured as a mono PBTL output.

### 8.2 Typical Application

A 2.1 solution, U1 TPA3116D2-Q1 in master mode 400 kHz, BTL, gain of 20 dB, power limit not implemented. U2 in Slave, PBTL mode gain of 20dB. Inputs are connected for differential inputs.

Typical Application (continued)




Figure 19. Typical Application Schematic

## Typical Application (continued)

### 8.2.1 Design Requirements

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range, $V_{(PVCC)}$	4.5 V to 26 V
PWM output frequencies	400 kHz, 500 kHz, 600 kHz, 1 MHz or 1.2 MHz
Maximum output power	50 W

### 8.2.2 Detailed Design Procedure

The TPA311xD2-Q1 family is a very flexible and easy-to-use class-D amplifier; therefore, the design process is straightforward. Before beginning the design, gather the following information regarding the audio system.

- PVCC rail planned for the design
- Speaker or load impedance
- Maximum output-power requirement
- Desired PWM frequency

#### 8.2.2.1 Select the PWM Frequency

Set the PWM frequency by using AM0, AM1 and AM2 pins.

#### 8.2.2.2 Select the Amplifier Gain and Master or Slave Mode

In order to select the amplifier gain setting, the designer must determine the maximum power target and the speaker impedance. Once these parameters have been determined, calculate the required output-voltage swing which delivers the maximum output power.

Choose the lowest analog gain setting that produces an output-voltage swing greater than the required output swing for maximum power. The analog gain and master or slave mode can be set by selecting the voltage divider resistors (R1 and R2) on the GAIN/SLV pin.

#### 8.2.2.3 Select Input Capacitance

Select the bulk capacitors at the PVCC inputs for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well-designed power supply, two 100- $\mu$ F, 50-V capacitors should be sufficient. One capacitor should be placed near the PVCC inputs at each side of the device. PVCC capacitors should be a low-ESR type because they are being used in a high-speed switching application.



#### 8.2.2.4 Select Decoupling Capacitors

Good-quality decoupling capacitors must be added at each of the PVCC inputs to provide good reliability, good audio performance, and to meet regulatory requirements. X5R or better ratings should be used in this application. Consider temperature, ripple current, and voltage overshoots when selecting decoupling capacitors. Also, these decoupling capacitors should be located near the PVCC and GND connections to the device in order to minimize series inductances.

#### 8.2.2.5 Select Bootstrap Capacitors

Each of the outputs requires bootstrap capacitors to provide gate drive for the high-side output FETs. For this design, use 0.22- $\mu$ F, 25-V capacitors of X5R quality or better.

### 8.2.3 Application Curves



## 9 Power Supply Recommendations

The power supply requirements for the TPA3116D2-Q1 consist of one higher-voltage supply to power the output stage of the speaker amplifier. Several on-chip regulators are included on the TPA3116D2-Q1 to generate the voltages necessary for the internal circuitry of the audio path. It is important to note that the voltage regulators which have been integrated are sized only to provide the current necessary to power the internal circuitry. The external pins are provided only as a connection point for off-chip bypass capacitors to filter the supply. Connecting external circuitry to these regulator outputs may result in reduced performance and damage to the device. The high-voltage supply, between 4.5 V and 26 V, supplies the analog circuitry (AVCC) and the power stage (PVCC). The AVCC supply feeds the internal LDOs, including GVDD. The LDO outputs are connected to external pins for filtering purposes, but should not be connected to external circuits. The GVDD LDO output has been sized to provide current necessary for internal functions but not for external loading.

## 10 Layout

### 10.1 Layout Guidelines


Because the class-D switching edges are fast, it is necessary to take care when planning the layout of the printed circuit board. The following suggestions help to meet EMC requirements.

- Decoupling capacitors — The high-frequency decoupling capacitors should be placed as close to the PVCC and AVCC terminals as possible. Large (100 μF or greater) bulk power supply decoupling capacitors should be placed near the TPA3116D2-Q1 on the PVCC supplies. Local, high-frequency bypass capacitors should be placed as close to the PVCC pins as possible. These capacitors can be connected to the IC GND pad directly for an excellent ground connection. Consider adding a small, good-quality, low-ESR ceramic capacitor between 220 pF and 1 nF and a larger mid-frequency capacitor of value between 100 nF and 1 μF, also of good quality, to the PVCC connections at each end of the chip.
- Keep the current loop from each of the outputs through the filter and back to GND as small and tight as possible. The size of this current loop determines its effectiveness as an antenna.
- Grounding — The PVCC decoupling capacitors should connect to GND. All ground should be connected at the IC GND, which should be used as a central ground connection or star ground for the TPA3116D2-Q1.
- Output filter — The LC filter should be placed close to the outputs. The capacitor used in the LC filter should be grounded.

**Layout Guidelines (continued)**


For an example layout, see the TPA3116D2 Evaluation Module (TPA3116D2EVM) User Guide (SLOU336). Both the EVM user manual and the thermal pad application reports, SLMA002 and SLMA004, are available on the TI Web site at <http://www.ti.com>.

**10.2 Layout Example**



**Figure 22. Layout Example Top**

**Layout Example (continued)**



**Figure 23. Layout Example Bottom**



### 10.3 Heat Sink Used on the EVM

The heat sink (part number ATS-TI 10 OP-521-C1-R1 or equivalent) used on the EVM is a 14-mm × 25-mm × 50-mm extruded aluminum heat sink with three fins (see Figure 24). For additional information on the heat sink, go to [www.qats.com](http://www.qats.com).




Figure 24. EVM Heatsink

This size heat sink has shown to be sufficient for continuous output power. The crest factor of music and having airflow lowers the requirement for heat sinking, and smaller types of heat sinks can be used.

## 11 器件和文档支持

### 11.1 器件支持

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 11.2 相关链接

以下表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，并且可以快速访问样片或购买链接。

表 8. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPA3116D2-Q1	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
TPA3118D2-Q1	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 商标

PowerPAD, E2E are trademarks of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.5 Glossary



[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 本数据随时可能发生变更并且不对本文档进行修订，恕不另行通知。 要获得这份数据表的浏览器版本，请查阅左侧的导航窗格。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA3116D2QDADRQ1	ACTIVE	HTSSOP	DAD	32	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPA 3116Q D2	
TPA3118D2QDAPRQ1	ACTIVE	HTSSOP	DAP	32	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPA3118Q	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA3116D2QDADRQ1	HTSSOP	DAD	32	2000	330.0	24.4	8.6	11.5	1.6	12.0	24.0	Q1
TPA3118D2QDAPRQ1	HTSSOP	DAP	32	2000	330.0	24.4	8.6	11.5	1.6	12.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA3116D2QDADRQ1	HTSSOP	DAD	32	2000	350.0	350.0	43.0
TPA3118D2QDAPRQ1	HTSSOP	DAP	32	2000	350.0	350.0	43.0



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.


DAD0032C



# PACKAGE OUTLINE

PowerPAD™ TSSOP - 1.15 mm max height

PLASTIC SMALL OUTLINE



4223628/B 02/2020

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.




# EXAMPLE BOARD LAYOUT


DAD0032C

PowerPAD™ TSSOP - 1.15 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS  
NOT TO SCALE

4223628/B 02/2020

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DAD0032C

PowerPAD™ TSSOP - 1.15 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:8X

4223628/B 02/2020

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW


**DAP 32**

**PowerPAD™ TSSOP - 1.2 mm max height**

8.1 x 11, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225303/A


# DAP0032C



# PACKAGE OUTLINE

## PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



4223691/A 05/2017

### NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ and may not be present.

# EXAMPLE BOARD LAYOUT

DAP0032C

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



4223691/A 05/2017

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DAP0032C

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



**SOLDER PASTE EXAMPLE**  
 EXPOSED PAD  
 100% PRINTED SOLDER COVERAGE BY AREA  
 SCALE:8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.40 X 4.18
0.125	3.04 X 3.74 (SHOWN)
0.15	2.78 X 3.41
0.175	2.57 X 3.16

4223691/A 05/2017

NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司