

TPD2E2U06-Q1 汽车类双通道高速 ESD 保护器件

1 特性

- 符合 AEC-Q101 标准
- IEC 61000-4-2 级 4 ESD 保护
 - ±25kV (接触放电)
 - ±30kV (气隙放电)
- ISO 10605 (330pF, 330Ω) ESD 保护
 - ±20kV (接触放电)
 - ±25kV (气隙放电)
- IO 电容 1.5pF (典型值)
- 直流击穿电压为 6.5V (最小值)
- 超低漏电流 10nA (最大值)
- 低 ESD 钳位电压
- 工业温度范围：-40°C 至 +125°C
- 易于布线的小型 DBZ 和 DCK 封装

2 应用

- 终端设备：
 - 音响主机
 - 后座娱乐系统
 - 远程信息处理系统
 - 导航模块
 - 媒体接口
- 接口：
 - USB 2.0
 - 以太网™
 - 天线
 - LVDS
 - I²C


3 说明

TPD2E2U06-Q1 是瞬态电压抑制器 (TVS) 静电放电保护二极管阵列，具有低电容。该双通道 ESD 保护二极管的额定 ESD 冲击消散值高于 IEC 61000-4-2 国际标准中规定的最高水平。TPD2E2U06-Q1 具有 1.5pF 线路电容，非常适合用于保护 USB 2.0、以太网、LVDS、天线和 I²C 等接口。

封装信息⁽¹⁾

| 器件型号 | 封装 | 封装尺寸 (标称值) |
|--------------|----------------|-----------------|
| TPD2E2U06-Q1 | DBZ (SOT23, 3) | 2.92mm × 1.30mm |
| | DCK (SC70, 3) | 2.00mm × 1.25mm |

(1) 有关所有的可用封装，请参阅数据表末尾的可订购产品附录。



Copyright © 2016, Texas Instruments Incorporated

简化原理图



Table of Contents

| | | | |
|---|----------|---|-----------|
| 1 特性..... | 1 | 7.4 Device Functional Modes..... | 9 |
| 2 应用..... | 1 | 8 Application and Implementation..... | 10 |
| 3 说明..... | 1 | 8.1 Application Information..... | 10 |
| 4 Revision History..... | 2 | 8.2 Typical Application..... | 10 |
| 5 Pin Configuration and Functions..... | 3 | 9 Power Supply Recommendations..... | 11 |
| 6 Specifications..... | 4 | 10 Layout..... | 12 |
| 6.1 Absolute Maximum Ratings..... | 4 | 10.1 Layout Guidelines..... | 12 |
| 6.2 ESD Ratings—AEC Specification..... | 4 | 10.2 Layout Example..... | 12 |
| 6.3 ESD Ratings—IEC Specification..... | 4 | 11 Device and Documentation Support..... | 13 |
| 6.4 ESD Ratings—ISO Specification..... | 4 | 11.1 Documentation Support..... | 13 |
| 6.5 Recommended Operating Conditions..... | 4 | 11.2 接收文档更新通知..... | 13 |
| 6.6 Thermal Information..... | 5 | 11.3 支持资源..... | 13 |
| 6.7 Electrical Characteristics..... | 5 | 11.4 Trademarks..... | 13 |
| 6.8 Typical Characteristics..... | 6 | 11.5 Electrostatic Discharge Caution..... | 13 |
| 7 Detailed Description..... | 8 | 11.6 术语表..... | 13 |
| 7.1 Overview..... | 8 | 12 Mechanical, Packaging, and Orderable Information..... | 13 |
| 7.2 Functional Block Diagram..... | 8 | | |
| 7.3 Feature Description..... | 8 | | |

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

| Changes from Revision D (May 2016) to Revision E (October 2022) | Page |
|---|-------------|
| • 更新了整个文档中的表格、图和交叉参考的编号格式..... | 1 |
| • Updated the <i>Surge Curve</i> ($t_p = 8/20 \mu s$) IO to GND figure..... | 6 |
| Changes from Revision C (March 2016) to Revision D (May 2016) | Page |
| • 更新了特性、应用和说明..... | 1 |
| • 更新了 ESD 等级 - AEC 规格表..... | 1 |
| Changes from Revision B (December 2014) to Revision C (March 2016) | Page |
| • 添加了 DCK 封装..... | 1 |
| • 在热性能信息表中添加了 DCK 热性能数据..... | 1 |
| Changes from Revision A (December 2014) to Revision B (December 2014) | Page |
| • Added temperature specification to V_{BR} TEST CONDITIONS. | 5 |
| Changes from Revision * (December 2014) to Revision A (December 2014) | Page |
| • 完整文档的初始发行版..... | 1 |

5 Pin Configuration and Functions




图 5-1. DBZ Package, 3-Pin SOT23 (Top View)




图 5-2. DCK Package, 3-Pin SC70 (Top View)

表 5-1. Pin Functions

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION |
|------|-----|---------------------|---|
| NAME | NO. | | |
| IO1 | 1 | I/O | The IO1 and IO2 pins are an ESD protected channel. Connect these pins to the data line as close to the connector as possible. |
| IO2 | 2 | I/O | |
| GND | 3 | G | The GND (ground) pin is connected to ground. |

(1) I = input, O = output, G = ground

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|-----------|---|------|--------------------|------|
| I_{PP} | Peak pulse current ($t_p = 8/20 \mu s$) | | 5.5 ⁽²⁾ | A |
| P_{PP} | Peak pulse power ($t_p = 8/20 \mu s$) | | 75 ⁽²⁾ | W |
| T_J | Junction temperature | - 40 | 125 | °C |
| T_{stg} | Storage temperature | - 65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Measured at 25°C.

6.2 ESD Ratings—AEC Specification

| | | | VALUE | UNIT |
|-------------|-------------------------|---|--------|------|
| $V_{(ESD)}$ | Electrostatic discharge | Human body model (HBM), per AEC Q100-002 ⁽¹⁾ | ±10000 | V |
| | | Charged device model (CDM), per AEC Q100-011 | ±1000 | |

- (1) AAEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 ESD Ratings—IEC Specification

| | | | VALUE | UNIT |
|-------------|-------------------------|---------------|-------------------|--------|
| $V_{(ESD)}$ | Electrostatic discharge | IEC 61000-4-2 | Contact discharge | ±25000 |
| | | | Air-gap discharge | ±30000 |

6.4 ESD Ratings—ISO Specification

| | | | VALUE | UNIT |
|-------------|-------------------------|-----------------------------------|-------------------|--------|
| $V_{(ESD)}$ | Electrostatic discharge | ISO 10605 (330 pF, 330 Ω) | Contact discharge | ±20000 |
| | | | Air-gap discharge | ±25000 |

6.5 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|----------|--------------------------------|------|-----|------|
| V_{IO} | Input pin voltage | 0 | 5.5 | V |
| T_A | Operating free air temperature | - 40 | 125 | °C |

6.6 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | TPD2E2U06-Q1 | | UNIT |
|-------------------------------|--|--------------|------------|------|
| | | DBZ (SOT23) | DCK (SC70) | |
| | | 3 PINS | 3 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 439.5 | 308.3 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 194.9 | 170.7 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 173.9 | 89.2 | °C/W |
| ψ_{JT} | Junction-to-top characterization parameter | 53.7 | 34.2 | °C/W |
| ψ_{JB} | Junction-to-board characterization parameter | 172 | 88.6 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | N/A | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.7 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | |
|---------------|--|---|-----|-----|------|----------|----|
| V_{RWM} | Reverse stand-off voltage | $I_{IO} < 10 \mu A$ | | | 5.5 | V | |
| V_{CLAMP} | IO to GND | $I_{PP} = 1 A, TLP^{(1) (3)}$ | | | 9.7 | V | |
| | | $I_{PP} = 5 A, TLP^{(1) (3)}$ | | | 12.4 | | |
| V_{CLAMP} | GND to IO | $I_{PP} = 1 A, TLP^{(1) (3)}$ | | | 1.9 | V | |
| | | $I_{PP} = 5 A, TLP^{(1) (3)}$ | | | 4 | | |
| R_{DYN} | Dynamic resistance | IO to GND ^{(2) (3)} | | | 0.6 | Ω | |
| | | GND to IO ^{(2) (3)} | | | 0.4 | | |
| C_L | Line capacitance | $f = 1 MHz, V_{BIAS} = 2.5 V^{(3)}$ | | | 1.5 | 1.9 | pF |
| C_{CROSS} | Channel-to-channel input capacitance | Pin 3 = 0 V, $f = 1 MHz, V_{BIAS} = 2.5 V$, between channel pins ⁽³⁾ | | | 0.02 | 0.03 | pF |
| Δ_{CL} | Variation of channel input capacitance | Pin 3 = 0 V, $f = 1 MHz, V_{BIAS} = 2.5 V$, Pin 1 to GND - Pin 2 to GND ⁽³⁾ | | | 0.03 | 0.1 | pF |
| V_{BR} | Break-down voltage | $I_{IO} = 1 mA^{(3)}$ | | | 6.5 | 8.5 | V |
| I_{LEAK} | Leakage current | $V_{IO} = 2.5 V$ | | | 1 | 10 | nA |

- (1) Transmission Line Pulse with 10-ns rise time, 100-ns width.
(2) Extraction of R_{DYN} Using least squares fit of TLP characteristics between $I = 20 A$ and $I = 30 A$.
(3) Measured at 25°C.

6.8 Typical Characteristics

Measured at $T_A = 25^\circ\text{C}$ unless otherwise specified




图 6-1. TLP, Data to GND




图 6-2. TLP, GND to Data




图 6-3. IEC 61000-4-2 Clamping Voltage, 8-kV Contact




图 6-4. IEC 61000-4-2 Clamping Voltage, -8-kV Contact




图 6-5. IV Curve, $T_A = 25^\circ\text{C}$




图 6-6. I_{LEAK} vs Temperature, $V_{\text{IN}} = 2.5 \text{ V}$

6.8 Typical Characteristics (continued)

Measured at $T_A = 25^\circ\text{C}$ unless otherwise specified




图 6-7. Capacitance Across V_{BIAS} $f = 1$ MHz




图 6-8. Surge Curve ($t_p = 8/20 \mu\text{s}$) IO to GND





图 6-9. Insertion Loss

7 Detailed Description

7.1 Overview

The TPD2E2U06-Q1 device is a TVS ESD protection diode array with low capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard. The 1.5-pF line capacitance makes it ideal for protecting interfaces such as USB 2.0, LVDS, antenna, and I²C.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

The TPD2E2U06-Q1 device is a TVS ESD protection diode array with low capacitance. It is rated to dissipate ESD strikes above the maximum level specified in the IEC 61000-4-2 international standard. The 1.5-pF line capacitance makes it ideal for protecting interfaces such as USB 2.0, LVDS, antenna, and I²C.

7.3.1 AEC-Q101 Qualified

This device is qualified to AEC-Q101 standards. It passes HBM H3B (± 8 kV) and CDM C5 (± 1 kV) ESD ratings and is qualified to operate from -40°C to $+125^{\circ}\text{C}$.

7.3.2 IEC 61000-4-2 Level 4

The I/O pins can withstand ESD events up to ± 25 -kV contact and ± 30 -kV air. An ESD-surge clamp diverts the current to ground.

7.3.3 IO Capacitance

The capacitance between each I/O pin to ground is 1.5 pF. These capacitances support data rates in excess of 1.5 Gbps.

7.3.4 DC Breakdown Voltage

The DC breakdown voltage of each I/O pin is a minimum of 6.5 V. This ensures that sensitive equipment is protected from surges above the reverse standoff voltage of 5.5 V.

7.3.5 Ultra-Low Leakage Current

The I/O pins feature an ultra-low leakage current of 10 nA (Maximum) with a bias of 2.5 V.

7.3.6 Low ESD Clamping Voltage

The I/O pins feature an ESD clamp that is capable of clamping the voltage to 9.7 V ($I_{PP} = 1$ A).

7.3.7 Industrial Temperature Range

This device is designed to operate from -40°C to $+125^{\circ}\text{C}$.

7.3.8 Small Easy-to-Route Packages

The layout of this device makes it simple and easy to add protection to an existing layout. The packages offer flow-through routing, requiring minimal modification to an existing layout.

7.4 Device Functional Modes

The TPD2E2U06-Q1 device is a passive integrated circuit that triggers when voltages are above V_{BR} or below the lower diodes V_f (- 0.6 V). During ESD events, voltages as high as ± 30 kV (air) can be directed to ground through the internal diode network. When the voltages on the protected line fall below the trigger levels of the TPD2E2U06-Q1 (usually within 10s of nano-seconds) the device reverts to passive.

8 Application and Implementation


备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

The TPD2E2U06-Q1 device is a diode type TVS which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low R_{DYN} of the triggered TVS holds this voltage, V_{CLAMP} , to a safe level for the protected IC.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 8-1. Typical USB Application Diagram

8.2.1 Design Requirements

For this design example, one TPD2E2U06-Q1 device will be used in a USB 2.0 application. This will provide complete port protection.

Given the USB 2.0 application, the parameters listed in 表 8-1 are known.

表 8-1. Design Parameters

| DESIGN PARAMETER | VALUE |
|-----------------------------|--------------|
| Signal range on pins 1 or 2 | 0 V to 3.3 V |
| Operating frequency | 240 MHz |

8.2.2 Detailed Design Procedure

8.2.2.1 Signal Range

The TPD2E2U06-Q1 device has 2 identical protection channels for signal lines. The symmetry of the device provides flexibility when selecting which of the 2 I/O channels will protect which signal lines. Any I/O will support a signal range of 0 to 5.5 V.

8.2.2.2 Operating Frequency

The TPD2E2U06-Q1 device has a capacitance of 1.5 pF (typical), supporting USB 2.0 data rates.

8.2.3 Application Curve




图 8-2. Insertion Loss Graph

9 Power Supply Recommendations

This device is a passive ESD protection device and there is no need to power it. Make sure that the maximum voltage specifications for each line are not violated.

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

10.2 Layout Example

This application is typical of a differential data pair application, such as USB 2.0.




图 10-1. Routing with DBZ Package

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Reading and Understanding an ESD Protection Data Sheet application report](#)
- Texas Instruments, [ESD Protection Layout Guide application report](#)
- Texas Instruments, [TPD4E02B04EVM user's guide](#)

11.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ [支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

11.4 Trademarks

以太网™ is a trademark of Fuji Xerox Co., Ltd.

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPD2E2U06QDBZRQ1 | ACTIVE | SOT-23 | DBZ | 3 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 22U6Q | Samples |
| TPD2E2U06QDCKRQ1 | ACTIVE | SC70 | DCK | 3 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 11X | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPD2E2U06-Q1 :

- Catalog : [TPD2E2U06](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPD2E2U06QDBZRQ1 | SOT-23 | DBZ | 3 | 3000 | 180.0 | 8.4 | 2.9 | 3.35 | 1.35 | 4.0 | 8.0 | Q3 |
| TPD2E2U06QDCKRQ1 | SC70 | DCK | 3 | 3000 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPD2E2U06QDBZRQ1 | SOT-23 | DBZ | 3 | 3000 | 210.0 | 185.0 | 35.0 |
| TPD2E2U06QDCKRQ1 | SC70 | DCK | 3 | 3000 | 180.0 | 180.0 | 18.0 |


DCK0003A



PACKAGE OUTLINE

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



4220745/F 11/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT


DCK0003A

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:18X



SOLDER MASK DETAILS

4220745/F 11/2024

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DCK0003A

SOT-SC70 - 1.1 max height

SMALL OUTLINE TRANSISTOR SC70



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:18X

4220745/F 11/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.


DBZ0003A



PACKAGE OUTLINE

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



4214838/F 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.
4. Support pin may differ or may not be present.
5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side

EXAMPLE BOARD LAYOUT


DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4214838/F 08/2024

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4214838/F 08/2024

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司