


具有可调节输出功率限制功能的 TPS1663x 60V、6A 电子保险丝

1 特性

- 工作电压为 4.5V 至 60V，绝对最大值为 67V
- 集成式 60V、31mΩ R_{ON} 热插拔 FET
- 可调电流限制为 0.6A 至 6A (±7%)
- 低静态电流，关断时为 21μA
- 可调节输出功率限制 (仅限 TPS16632) (±6%)
- 精度为 ±2% 的可调节 UVLO 和 OVP 切断
 - 39V 固定最大过压钳位 (仅限 TPS16632)
- 可调节输出压摆率控制，用于实现浪涌电流限制
 - 通过在器件加电期间进行热调节，为大型及未知电容负载充电
- 电源正常输出 (PGOOD)
- 可选过流故障响应选项 (自动重试和闭锁模式)
- 模拟电流监控器 (IMON) 输出 (±6%)
- 通过 UL 2367 认证
 - 文件编号 E169910
 - RILIM ≥ 3kΩ
- 通过 IEC 62368-1 认证
- 提供功能安全
 - 有助于进行功能安全系统设计的文档
- 采用易于使用的 24 引脚 VQFN 封装

2 应用

- 工厂自动化和控制 - PLC、DCS、HMI、I/O 模块、传感器集线器
- 电机驱动器 - CNC、编码器电源
- 电子断路器
- 电信无线电
- 工业打印机



简化原理图

3 说明

TPS1663x 是一款易于使用的正极 60V、6A 电子保险丝，具有一个 31mΩ 的集成式 FET。可提供对负载、电源和电子保险丝本身的保护以及可调特性，例如精确的过流保护、快速短路保护、输出压摆率控制、过压保护和欠压锁定。TPS16332 器件集成了可调节输出功率限制 (PLIM) 功能，可简化并实现对诸如 IEC61010-1 和 UL1310 等标准的遵从。该器件还具有可调节过流保护功能。可以使用 PGOOD 来启用和禁用下游直流/直流转换器控制。


借助关断引脚，可以从外部控制内部 FET 的启用和禁用以及将器件置于低电流关断模式。为实现系统状态监视和下游负载控制，该器件提供了故障和精确的电流监视器输出。MODE 引脚可用于在两种限流故障响应 (闭锁自动重试) 之间灵活地对器件进行配置。

这些器件采用 4mm × 4mm 24 引脚 VQFN 封装，额定温度范围为 -40°C 至 +125°C。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
TPS16630 TPS16632	VQFN (24)	4.00mm × 4.00mm
TPS16630	HTSSOP (20)	6.50mm × 4.40mm

- (1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



TPS16632 的输出功率限制性能



Table of Contents

1 特性.....	1	9.3 Feature Description.....	15
2 应用.....	1	9.4 Device Functional Modes.....	23
3 说明.....	1	10 Application and Implementation.....	24
4 Revision History.....	2	10.1 Application Information.....	24
5 Device Comparison Table.....	3	10.2 Typical Application.....	24
6 Pin Configuration and Functions.....	3	10.3 System Examples.....	27
7 Specifications.....	5	10.4 Power Supply Recommendations.....	27
7.1 Absolute Maximum Ratings.....	5	10.5 Layout.....	28
7.2 ESD Ratings.....	5	11 Device and Documentation Support.....	32
7.3 Recommended Operating Conditions.....	5	11.1 Documentation Support.....	32
7.4 Thermal Information.....	5	11.2 接收文档更新通知.....	32
7.5 Electrical Characteristics.....	6	11.3 支持资源.....	32
7.6 Timing Requirements.....	7	11.4 Trademarks.....	32
7.7 Typical Characteristics.....	9	11.5 静电放电警告.....	32
8 Parameter Measurement Information.....	12	11.6 术语表.....	32
9 Detailed Description.....	13	12 Mechanical, Packaging, and Orderable Information.....	32
9.1 Overview.....	13		
9.2 Functional Block Diagram.....	14		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision E (March 2020) to Revision F (February 2023)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 向 特性 部分添加了“提供功能安全型”要点.....	1
Changes from Revision D (August 2019) to Revision E (March 2020)	Page
• 已将待定的 UL 2367 和 UL 60950 认证更改为通过 UL 2367 认证.....	1
• 向 特性 部分添加了“通过 IEC 62368-1 认证”.....	1
Changes from Revision C (March 2019) to Revision D (August 2019)	Page
• 更改了 特性 中的绝对最大电压.....	1
• 更改了 特性 中的可调节输出功率限制功能.....	1
• Changed the Absolute Maximum Ratings IN, P_IN, OUT, UVLO, $\overline{\text{FLT}}$, PGOOD maximum input voltage.....	5
• Added $T_A = 25^\circ\text{C}$ to the Absolute Maximum Ratings IN, P_IN (10ms transient) input voltage.....	5
• Changed the $V_{(\text{OVPF})}$ maximum in Electrical Characteristics	6
• Changed $V_{(\text{SEL_PLIM})}$, $I_{(\text{PLIM})}$, and $I_{(\text{dVdT})}$ minimum and maximum.....	6
• Changed the $P_{(\text{PLIM})}$ minimum, typical, and maximum.....	6
Changes from Revision B (December 2018) to Revision C (March 2019)	Page
• 将“预告信息”更改为“量产数据”.....	1
Changes from Revision A (October 2018) to Revision B (December 2018)	Page
• Updated the TPS16632 RGE Package VQFN.....	3
• Updated Functional Block Diagram	14
• Updated Layout Example	30
Changes from Revision * (September 2018) to Revision A (October 2018)	Page
• 更改了封装信息.....	1

5 Device Comparison Table

PART NUMBER	OVERVOLTAGE PROTECTION	ADJUSTABLE OUTPUT POWER LIMITING
TPS16630	Overvoltage cutoff, adjustable	No
TPS16632	Overvoltage clamp, fixed (39-V maximum)	Yes

6 Pin Configuration and Functions




图 6-1. TPS16630 RGE Package, 24-Pin VQFN (Top View)




图 6-2. TPS16630 PWP Package, 20-Pin HTSSOP (Top View)




图 6-3. TPS16632 RGE Package, 24-Pin VQFN (Top View)

表 6-1. Pin Functions

NAME	PIN			TYPE# none#	DESCRIPTION
	TPS16630		TPS16632		
	VQFN	HTSSOP	VQFN		
IN	1	1	1	P	Power input. Connects to the DRAIN of the internal FET.
	2	2	2		
	—	3	—		
P_IN	5	6	5	P	Supply voltage of the device. Always connect P_IN to IN directly.
UVLO	6	7	6	I	Input for setting the programmable undervoltage lockout threshold. An undervoltage event turns off the internal FET and asserts FLT to indicate the power-failure.
OVP	7	8	—	I	Input for setting the adjustable overvoltage protection threshold (for TPS16630 only). An overvoltage event turns off the internal FET and asserts FLT to indicate the overvoltage fault.
PLIM	—	—	7	I	Input for setting the adjustable output power limiting threshold (TPS16632 Only). Connect a resistor across PLIM to GND to set the output power limit. Connect PLIM to GND if PLIM feature is not used. See Output Power Limiting, PLIM (TPS16632 Only) section.
GND	8	9	8	—	Connect GND to system ground.
dVdT	9	10	9	I/O	A capacitor from this pin to GND sets output voltage slew rate. Leaving this pin floating enables device power up in thermal regulation resulting in fast output charge. See the Hot Pug-In and In-Rush Current Control section.
ILIM	10	11	10	I/O	A resistor from this pin to GND sets the overload limit. See Overload and Short Circuit Protection section.
MODE	11	12	11	I	Mode selection pin for Overload fault response. See the Device Functional Modes section.
$\overline{\text{SHDN}}$	12	13	12	I	Shutdown pin. Pulling $\overline{\text{SHDN}}$ low makes the device to enter into low power shutdown mode. Cycling $\overline{\text{SHDN}}$ pin voltage resets the device that has latched off due to a fault condition.
IMON	13	14	13	O	Analog current monitor output. This pin sources a scaled down ratio of current through the internal FET. A resistor from this pin to GND converts current to proportional voltage. If unused, leave it floating.
FLT	14	15	14	O	Fault event indicator. This pin is an open drain output. If unused, leave floating or connect to GND.
PGOOD	16	16	16	O	Active High. A high indicates that the internal FET is enhanced. PGOOD goes low when the internal FET is turned OFF during a fault or when $\overline{\text{SHDN}}$ is pulled low. If PGOOD is unused, then connect to GND or leave it floating.
OUT	17	18	17	P	Power output of the device.
	18	19	18		
	—	20	—		
N.C	3	4	3	—	No connect.
	4	5	4		
	15	17	15		
	19	—	19		
	20	—	20		
	21	—	21		
	22	—	22		
	23	—	23		
24	—	24			
PowerPAD™				—	Connect PowerPAD to GND plane for heat sinking. Do not use PowerPAD as the only electrical connection to GND.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
IN, P_IN, OUT, UVLO, FLT, PGOOD	Input Voltage	- 0.3	67	V
IN, P_IN (10-ms transient), T _A = 25°C		- 0.3	75	
OVP, dVdT, IMON, MODE, SHDN, ILIM		- 0.3	5.5	
I _{FLT} , I _{dVdT} , I _{PGOOD}	Sink current		10	mA
I _{dVdT} , I _{ILIM} , I _{PLIM} , I _{MODE} , I _{SHDN}	Source current	Internally limited		
T _J	Operating junction temperature	- 40	150	°C
	Transient junction temperature	- 65	T _(TSD)	
T _{stg}	Storage temperature	- 65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
IN, P_IN	Input voltage	4.5		60	V
OUT, UVLO, PGOOD, FLT		0		60	
OVP, dVdT, IMON, MODE		0		4	
SHDN		0		5	
ILIM	Resistance	3		30	kΩ
PLIM		60.4		150	
IMON		1			
IN, P_IN, OUT	External capacitance	0.1			μF
dVdT		10			nF
T _J	Operating junction temperature	- 40	25	125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS1663		UNIT
		RGE (VSON)	PWP (HTSSOP)	
		24 PINS	20 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	31.4	32.2	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	23.2	23.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	10.2	10	°C/W

7.4 Thermal Information (continued)

THERMAL METRIC ⁽¹⁾		TPS1663		UNIT
		RGE (VSON)	PWP (HTSSOP)	
		24 PINS	20 PINS	
Ψ_{JT}	Junction-to-top characterization parameter	0.3	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	10.2	9.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.8	3.6	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

-40°C ≤ T_A = T_J ≤ +125°C, 4.5 V < V_(IN) = V_(P_IN) < 60 V, V_(SHDN) = 2 V, R_(ILIM) = 30 kΩ, IMON = PGOOD = FLT = OPEN, C_(OUT) = 1 μF, C_(dVdT) = OPEN. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
V _(IN) , V _(P_IN)	Operating input voltage		4.5		60	V
I _(ON)	Supply current	Enabled: V _(SHDN) = 2 V		1.38	1.7	mA
I _(OFF)		V _(SHDN) = 0 V		21	60	μA
V _(OVC)	Over voltage clamp	TPS16632 only, V _(IN) > 40 V, I _(OUT) = 1 mA	35.7	36.6	39	V
UNDERVOLTAGE LOCKOUT (UVLO) INPUT						
V _(UVLOR)	UVLO threshold voltage, rising		1.176	1.2	1.224	V
V _(UVLOF)	UVLO threshold voltage, falling		1.09	1.122	1.15	V
I _(UVLO)	UVLO Input leakage current	0 V ≤ V _(UVLO) ≤ 60 V	-150	8	150	nA
OVERVOLTAGE PROTECTION (OVP) INPUT						
V _(OVPR)	over-voltage threshold voltage, rising		1.176	1.2	1.224	V
V _(OVPF)	over-voltage threshold voltage, falling		1.09	1.122	1.15	V
I _(OVP)	OVP Input leakage current	0 V ≤ V _(OVP) ≤ 4 V	-150	0	150	nA
CURRENT LIMIT PROGRAMMING (ILIM)						
I _(OL)	Over Load current limit	R _(ILIM) = 30 kΩ, V _(IN) - V _(OUT) = 1 V	0.54	0.6	0.66	A
		R _(ILIM) = 9 kΩ, V _(IN) - V _(OUT) = 1 V	1.84	2	2.16	A
		R _(ILIM) = 4.02 kΩ, V _(IN) - V _(OUT) = 1 V	4.185	4.5	4.815	A
		R _(ILIM) = 3 kΩ, V _(IN) - V _(OUT) = 1 V	5.58	6	6.42	A
I _(FASTRIP)	Fast-trip comparator threshold		2xI _(OL)			A
I _(SCP)	Short Circuit Protect current		45			A
OUTPUT POWER LIMITING CONTROL (PLIM) INPUT - TPS16632 ONLY						
V _(SEL_PLIM)	Power Limit Feature select threshold		180	210	240	mV
I _(PLIM)	PLIM sourcing current	V _(PLIM) = 0 V	4.4	5.02	5.6	μA
P _(PLIM)	Max Output power	R _(PLIM) = 100 kΩ	94	100	106	W
		R _(PLIM) = 150 kΩ ⁽¹⁾	141.9	151	160.1	W
PASS FET OUTPUT (OUT)						
R _{ON}	IN to OUT total ON resistance	0.6 A ≤ I _(OUT) ≤ 6 A, T _J = 25°C	26	30.44	34.5	mΩ
R _{ON}	IN to OUT total ON resistance	0.6 A ≤ I _(OUT) ≤ 6 A, T _J = 85°C	33		45	mΩ
R _{ON}	IN to OUT total ON resistance	0.6 A ≤ I _(OUT) ≤ 6 A, -40°C ≤ T _J ≤ +125°C	19	30.44	53	mΩ
OUTPUT RAMP CONTROL (dVdT)						
I _(dVdT)	dVdT charging current	V _(dVdT) = 0 V	1.775	2	2.225	μA

7.5 Electrical Characteristics (continued)

-40°C ≤ T_A = T_J ≤ +125°C, 4.5 V < V_(IN) = V_(P_IN) < 60 V, V_(SHDN) = 2 V, R_(ILIM) = 30 kΩ, IMON = PGOOD = $\overline{\text{FLT}}$ = OPEN, C_(OUT) = 1 μF, C_(dVdT) = OPEN. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
GAIN _(dVdT)	dVdT to OUT gain	V _(OUT) / V _(dVdT)	23.5	25	26	V/V
V _(dVdTmax)	dVdT maximum capacitor voltage		3.8	4.17	4.75	V
R _(dVdT)	dVdT discharging resistance		10	16.6	26.6	Ω
CURRENT MONITOR OUTPUT (IMON)						
GAIN _(IMON)	Gain factor I _(IMON) :I _(OUT)	0.6 A ≤ I _(OUT) < 2 A	25.66	27.9	30.14	μA/A
		2 A ≤ I _(OUT) ≤ 6 A	26.22	27.9	29.58	μA/A
LOW IQ SHUTDOWN (SHDN) INPUT						
V _(SHDN)	Open circuit voltage	I _(SHDN) = 0.1 μA	2.48	2.7	3.3	V
V _(SHUTF)	SHDN threshold voltage for low IQ shutdown, falling		0.8			V
V _(SHUTR)	SHDN threshold rising				2	V
I _(SHDN)	Leakage current	V _(SHDN) = 0 V	-10			μA
FAULT FLAG (FLT): ACTIVE LOW						
R _(FLT)	FLT Pull-down resistance		36	70	130	Ω
I _(FLT)	FLT Input leakage current	0 V ≤ V _(FLT) ≤ 60 V	-150	6	150	nA
POWER GOOD (PGOOD)						
R _(PGOOD)	PGOOD Pull-down resistance		36	70	130	Ω
I _(PGOOD)	PGOOD Input leakage current	0 V ≤ V _(PGOOD) ≤ 60 V	-150	6	150	nA
THERMAL PROTECTION						
T _(J_REG)	Thermal regulation set point		136	145	154	°C
T _(TSD)	Thermal shutdown (TSD) threshold, rising			165		°C
T _(TSDhyst)	TSD hysteresis			11		°C
MODE						
MODE_SEL	Mode selection	MODE = Open				Latch
		MODE = Short to GND				Auto - Retry

(1) Parameter specified by design and characterization, not tested in production

7.6 Timing Requirements

-40°C ≤ T_A = T_J ≤ +125°C, 4.5 V < V_(IN) = V_(P_IN) < 60 V, V_(SHDN) = 2 V, R_(ILIM) = 30 kΩ, IMON = PGOOD = $\overline{\text{FLT}}$ = OPEN, C_(OUT) = 1 μF, C_(dVdT) = OPEN. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
UVLO INPUT (UVLO)						
UVLO_t _{on(dly)}	UVLO switch turnon delay	UVLO ↑ (100 mV above V _(UVLOR)) to V _(OUT) = 100 mV, C _(dVdT) ≥ 10 nF, [C _(dVdT) in nF]		742 + 49.5 x C _(dVdT)		μs
UVLO_t _{off(dly)}	UVLO switch turnoff delay	UVLO ↓ (20 mV below V _(UVLOF)) to $\overline{\text{FLT}}$ ↓	9	11	16	μs
t _{UVLO_FLT(dly)}	UVLO to Fault de-assertion delay	UVLO ↑ to $\overline{\text{FLT}}$ ↑ delay	500	617	700	μs
OVER VOLTAGE PROTECTION INPUT (OVP)						
OVP_t _{off(dly)}	OVP switch turnOFF delay	OVP ↑ (20 mV above V _(OVPR)) to $\overline{\text{FLT}}$ ↓	8.5	11	14	μs

7.6 Timing Requirements (continued)

- 40°C ≤ T_A = T_J ≤ +125°C, 4.5 V < V_(IN) = V_(P_IN) < 60 V, V_(SHDN) = 2 V, R_(ILIM) = 30 kΩ, IMON = PGOOD = $\overline{\text{FLT}}$ = OPEN, C_(OUT) = 1 μF, C_(dVdT) = OPEN. (All voltages referenced to GND, (unless otherwise noted))

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
OVP_ t _{on(dly)}	OVP switch disable delay	OVP ↓ (100 mV below V _(OVPPF)) to FET ON, C _(dVdT) ≥ 10 nF, [C _(dVdT) in nF]		150 + 49.5 x C _(dVdT)		μs
t _{OVC(dly)}	Maximum duration in over voltage clamp operation	TPS16632 only		162		ms
OVC_ t _{FLT(dly)}	FLT assertion delay in over voltage clamp operation	TPS16632 only		617		μs
SHUTDOWN CONTROL INPUT (SHDN)						
t _{SD(dly)}	SHUTDOWN entry delay	$\overline{\text{SHDN}}$ ↓ (below V _(SHUTF)) to FET OFF	0.8	1	1.5	μs
CURRENT LIMIT						
t _{FASTTRIP(dly)}	Hot-short response time	I _(OUT) > I _(SCP)		1		μs
	Soft short response	I _(FASTTRIP) < I _(OUT) < I _(SCP)	2.2	3.2	4.5	μs
t _{CL_PLIM(dly)}	Maximum duration in current & (power limiting: TPS16632 Only)		129	162	202	ms
t _{CL_PLIM_FLT(dly)}	FLT delay in current & (power limiting: TPS16632 Only)		1.09	1.3	1.6	ms
OUTPUT RAMP CONTROL (dVdT)						
t _(FASTCHARGE)	Output ramp time in fast charging	C _(dVdT) = Open, 10% to 90% V _(OUT) , C _(OUT) = 1 μF; V _(IN) = 24V	350	495	700	μs
t _(dVdT)	Output ramp time	C _(dVdT) = 22 nF, 10% to 90% V _(OUT) , V _(IN) = 24 V		8.35		ms
POWER GOOD (PGOOD)						
t _{PGOODR}	PGOOD delay (deglitch) time	Rising edge	8	11.5	13	ms
t _{PGOODF}	PGOOD delay (deglitch) time	Falling edge	8	10	13	ms
THERMAL PROTECTION						
t _(TSD_retry)	Retry delay in TSD	MODE = GND	500	648	800	ms
t _(Treg_timeout)	Thermal Regulation Timeout		1.1	1.25	1.5	s

7.7 Typical Characteristics

$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$, $V_{(IN)} = V_{(P_IN)} = 24\text{ V}$, $V_{(SHDN)} = 2\text{ V}$, $R_{(ILIM)} = 30\text{ k}\Omega$, $IMON = PGOOD = \overline{FLT} = \text{OPEN}$, $C_{(OUT)} = 1\text{ }\mu\text{F}$, $C_{(dVdT)} = \text{OPEN}$ (unless stated otherwise)





图 7-1. On-Resistance vs Temperature Across Load Current



TPS16632
图 7-2. Overvoltage Clamp Threshold vs Temperature




图 7-3. Input Supply Current vs Supply Voltage in Shutdown




图 7-4. Input Supply Current vs Supply Voltage During Normal Operation




图 7-5. Overload Current Limit vs Temperature










图 7-6. Overload Current Limit vs Temperature


7.7 Typical Characteristics (continued)

-40°C ≤ T_A = T_J ≤ +125°C, V_(IN) = V_(P_IN) = 24 V, V_(SHDN) = 2 V, R_(ILIM) = 30 kΩ, I_{MON} = PGOOD = FLT = OPEN, C_(OUT) = 1 μF, C_(dVdT) = OPEN (unless stated otherwise)



7.7 Typical Characteristics (continued)

$-40^{\circ}\text{C} \leq T_A = T_J \leq +125^{\circ}\text{C}$, $V_{(IN)} = V_{(P_IN)} = 24\text{ V}$, $V_{(SHDN)} = 2\text{ V}$, $R_{(ILIM)} = 30\text{ k}\Omega$, $IMON = PGOOD = \overline{FLT} = \text{OPEN}$, $C_{(OUT)} = 1\ \mu\text{F}$, $C_{(dVdT)} = \text{OPEN}$ (unless stated otherwise)



Taken on VQFN device on EVM Board

图 7-13. Thermal Shutdown Time vs Power Dissipation

8 Parameter Measurement Information




图 8-1. Timing Waveforms

9 Detailed Description

9.1 Overview

The TPS1663x is a family of 60-V industrial eFuses. The device provides robust protection for all systems and applications powered from 4.5 V to 60 V. For hot-pluggable boards, the device provides hot-swap power management with in-rush current control and programmable output voltage slew rate features using the dVdT pin. Load, source, and device protections are provided with many programmable features including overcurrent, overvoltage and undervoltage. The 60-V maximum DC operating and 62-V absolute maximum voltage rating enables system protection from 60-V DC input supply faults from industrial SELV power supplies. The precision overcurrent limit ($\pm 7\%$ at 6 A) helps to minimize over design of the input power supply, while the fast response short circuit protection 1 μs (typical) immediately isolates the faulty load from the input supply when a short circuit is detected.


The TPS16632 device integrate adjustable output power limiting (PLIM) functionality that simplifies the system design requiring compliance in accordance to standards like IEC61010-1 and UL1310.


The device provides precise monitoring of voltage bus for brown-out and overvoltage conditions and asserts fault signal for the downstream system. The device's overall threshold accuracy of 2% ensures tight supervision of bus, eliminating the need for a separate supply voltage supervisor chip.

Additional features of the TPS1663x include:

- $\pm 6\%$ current monitor output (IMON) for health monitoring of the system
- A choice of latch off or automatic restart mode response during current limit, power limit, and thermal fault using MODE pin
- PGOOD indicator output
- Overtemperature protection to safely shutdown in the event of an overcurrent event
- De-glitched fault reporting for supply brown-out and overvoltage faults
- Enable and Disable control from an MCU using $\overline{\text{SHDN}}$ pin

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Hot Plug-In and In-Rush Current Control

The devices are designed to control the in-rush current upon insertion of a card into a live backplane or other *hot* power source. This design limits the voltage sag on the backplane's supply voltage and prevents unintended resets of the system power. The controlled start-up also helps to eliminate conductive and radiative interferences. An external capacitor connected from the dVdT pin to GND defines the slew rate of the output voltage at power-on. The fastest output slew rate of 24 V/500 μs can be achieved by leaving dVdT pin floating. The inrush current can be calculated using [方程式 1](#).

$$I = C \times \frac{dV}{dT} \geq I_{(INRUSH)} = C_{(OUT)} \times \frac{V_{(IN)}}{t_{dVdT}} \quad (1)$$

where

$$t_{dVdT} = 20.8 \times 10^3 \times V_{(IN)} \times C_{(dVdT)} \quad (2)$$

图 9-1 illustrates in-rush current control performance of the device during Hot Plug-In.




图 9-1. Hot Plug In and In-Rush Current Control at 24-V Input


9.3.1.1 Thermal Regulation Loop

The average power dissipation within the eFuse during power up with a capacitive load can be calculated using 方程式 3.

$$P_{D(INRUSH)} = 0.5 \times V_{(IN)} \times I_{(INRUSH)} \quad (3)$$

System designs requiring to charge large output capacitors rapidly can result in an operating point that exceeds the power dissipation versus time boundary limits of the device defined by 图 7-13 characteristic curve. This event can result in increase in junction temperature beyond the device's maximum allowed junction temperature. To keep the junction temperature within the operating range, the thermal regulation control loop regulates the junction temperature at $T_{(J_REG)}$, 145°C (typical) by controlling the inrush current profile and thereby limiting the power dissipation within the device automatically. An internal 1.25 sec (typical), $t_{(Treg_timeout)}$ timer starts from the instance the thermal regulation operation kicks in. If the output does not power up within this time then the internal FET is turned OFF. Subsequent operation of the device depends on the MODE configuration (auto-retry or latch OFF) setting as per the 表 9-1. The maximum time-out of 1.25 sec (typical) in thermal regulation loop operation ensures that the device and the system board does not heat up during steady fault conditions such as wake up with output short-circuit. This scheme ensures reliable power-up operation.

Thermal regulation control loop is internally enabled during power up by $V_{(IN)}$, UVLO cycling and turn ON using SHDN control. 图 9-2 illustrates performance of the device operating in thermal regulation loop during power up by $V_{(IN)}$ with a large output capacitor. The thermal regulation loop gets disabled internally after the power up sequence when the internal FET's gate gets fully enhanced or when the $t_{(Treg_timeout)}$ of 1.25 sec (typical) time is elapsed.



$C_{dVdT} = \text{Open}$ $C_{OUT} = 15 \text{ mF}$ $R_{ILIM} = 4.02 \text{ k}\Omega$

图 9-2. Thermal Regulation Loop Response During Power Up With Large Capacitive Load

9.3.2 Undervoltage Lockout (UVLO)

The TPS1663x devices feature an accurate $\pm 2\%$ adjustable undervoltage lockout functionality. When the voltage at UVLO pin falls below $V_{(UVLOF)}$ during input undervoltage fault, the internal FET quickly turns off and $\overline{\text{FLT}}$ is asserted. The UVLO comparator has a hysteresis of 78 mV (typical). To set the input UVLO threshold, connect a resistor divider network from IN supply to UVLO terminal to GND as shown in 图 9-3. If the Undervoltage Lockout function is not needed, the UVLO terminal must be connected to the IN terminal. UVLO terminal must not be left floating.





图 9-3. UVLO and OVP Thresholds Set by R_1 , R_2 and R_3

9.3.3 Overvoltage Protection (OVP)

The TPS1663x incorporate circuitry to protect the system during overvoltage conditions. The TPS16630 features an accurate $\pm 2\%$ adjustable overvoltage cut off functionality. A voltage more than $V_{(OVPR)}$ on OVP pin turns off the internal FET and protects the downstream load. To program the OVP threshold externally, connect a resistor divider from IN supply to OVP terminal to GND as shown in 图 9-3. The TPS16632 features an internally fixed 39-V maximum overvoltage clamp $V_{(OVC)}$ functionality. The TPS16632 clamps the output voltage to $V_{(OVC)}$, when the input voltage exceeds 40 V. During the output voltage clamp operation, the power dissipation in the internal


MOSFET is $P_D = (V_{(IN)} - V_{(OVC)}) \times I_{(OUT)}$. Excess power dissipation for a prolonged period can increase the device temperature. To avoid this, the internal FET is operated in overvoltage clamp for a maximum duration of $t_{OVC(dly)}$, 162 msec (typical). After this duration, the internal FET is turned OFF and the subsequent operation of the device depends on the MODE configuration (auto-retry or latch off) setting as per the 表 9-1.

图 9-4 illustrates the overvoltage cut-off functionality and 图 9-5 illustrates the overvoltage clamp functionality. FLT is asserted after a delay of 617 μ s (typical) after entering in overvoltage clamp mode and remains asserted until the overvoltage fault is removed.



TPS16630 OVP Setting at 33 V

图 9-4. Overvoltage Cut-Off Response at 33-V Level



TPS16632 $C_{OUT} = 10 \mu$ F, FLT connected to V_{OUT} $R_{LOAD} = 30 \Omega$

图 9-5. Overvoltage Clamp Response

9.3.4 Overload and Short Circuit Protection

The device monitors the load current by sensing the voltage across the internal sense resistor. The FET current is monitored during start-up and normal operation.

9.3.4.1 Overload Protection


The TPS1663x devices feature accurate overload current limiting and fast short circuit protection feature. If the load current exceeds the programmed current limit I_{OL} , the device regulates the current through it at I_{OL} eventually reducing the output voltage. The power dissipation across the device during this operation is $(V_{IN} - V_{OUT}) \times I_{OL}$ and this can heat up the device and eventually enter into thermal shutdown. The maximum duration for the overcurrent through the FET is $t_{CL_PLIM(dly)}$, 162 msec (typical). If the thermal shutdown occurs before this time the internal FET turns OFF and the device operates either in auto-retry or latch off mode based on MODE pin configuration in 表 9-1. Set the current limit using 方程式 4.

$$I_{OL} = \frac{18}{R_{(ILIM)}} \quad (4)$$

where


- $I_{(OL)}$ is the overload current limit in Ampere
- $R_{(ILIM)}$ is the current limit resistor in $k\Omega$

During the overload current limiting if the overload condition exists for more than $t_{CL_PLIM_FLT(dly)}$, 1.3 msec (typical), the FLT asserts to warn of impending turnoff of the internal FETs due to the subsequent thermal shutdown event or due to $t_{CL_PLIM(dly)}$ timer expiry. The FLT signal remains asserted until the fault condition is removed and the device resumes normal operation. 图 9-6 and 图 9-7 illustrate overload current limiting performance.



$V_{IN} = 50\text{ V}$ $\text{MODE} = \text{GND}$ $R_{LIM} = 18\text{ k}\Omega$

图 9-6. Overload Performance During Load Step from 140 Ω to 40 Ω




$V_{IN} = 50\text{ V}$ $\text{MODE} = \text{GND}$ $R_{LIM} = 18\text{ k}\Omega$

图 9-7. Coming Out of Overload With Load Step from 40 Ω to 140 Ω

The TPS1663x devices features ILIM pin short and open fault detection and protection. The internal FET is turned OFF when ILIM pin is detected short or open to GND and it remains OFF till the ILIM pin fault is removed.

9.3.4.2 Short Circuit Protection

During a transient output short circuit event, the current through the device increases rapidly. As the current-limit amplifier cannot respond quickly to this event due to its limited bandwidth, the device incorporates a fast-trip comparator. The fast-trip comparator architecture is designed for fast turn OFF $t_{FASTTRIP(dly)} = 1\ \mu\text{s}$ (typical) with $I_{(SCP)} = 45\text{ A}$ of the internal FET during an output short circuit event. The fast-trip threshold is internally set to $I_{(FASTTRIP)}$. The fast-trip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to $I_{(OL)}$. Then the device functions similar to the overload condition. 图 9-8 illustrates output hot-short performance of the device.



$V_{IN} = 50\text{ V}$

$R_{LIM} = 18\text{ k}\Omega$

图 9-8. Output Hot-Short Response

The fast-trip comparator architecture has a supply line noise immunity resulting in a robust performance in noisy environments. This supply line noise immunity is achieved by controlling the turn OFF time of the internal FET

based on the overcurrent level, $I_{(FASTTRIP)}$, through the device. The higher the overcurrent, the faster the turn OFF time, $t_{(FASTTRIP(dly))}$. At Overload current level in the range of $I_{(FASTTRIP)} < I_{OUT} < I_{SCP}$, the fast-trip comparator response is 3.2 μ s (typical).

9.3.4.2.1 Start-Up With Short-Circuit On Output

When the device is started with short-circuit on the output, the current begins to limit at $I_{(OL)}$. Due to high power dissipation of $V_{IN} \times I_{(OL)}$ within the device the junction temperature increases. Subsequently, the thermal regulation control loop limits the load current to regulate the junction temperature at $T_{(J_REG)}$, 145°C (typical) for a duration of $t_{(Treg_timeout)}$, 1.25 sec (typical). Subsequent operation of the device depends on the MODE configuration (auto-retry or latch off) setting as per the 表 9-1. FLT gets asserted after $t_{(Treg_timeout)}$ and remains asserted till the output short-circuit is removed. 图 9-9 illustrates the behavior of the device in this condition.




图 9-9. Start-Up With Short on Output

9.3.5 Output Power Limiting, PLIM (TPS16632 Only)

In TPS16630, with a fixed overcurrent limit threshold the maximum output power limit increases linearly with supply input. Electrical Industrial process control equipment such as PLC CPU must comply with standards like IEC61010-1 and UL1310 for fire safety which require limited energy and power circuits. Limiting the output power becomes a challenge in such high power applications where the operating supply voltage range is wide. The TPS16632 integrate adjustable output power limiting functionality that simplifies the system design requiring compliance in accordance to this standard.

Connect a resistor from PLIM to GND as shown in 图 9-10 to set the output power limiting value. If output power limiting is not required, then connect PLIM to GND directly. This connection disables the PLIM functionality.

During an over-power load event, the TPS16632 limits the output power at the programmed value set by PLIM resistor. This limit indirectly results in the device operation in current limiting mode with steady state output voltage and current set by the load characteristics and $P_{LIM} = V_{OUT} \times I_{OUT}$. 图 7-8 shows the output power limit and current limit characteristics of TPS16632 with 100-W power limit setting. The maximum duration for the device in power limiting mode is 162 msec (typical), $t_{CL_PLIM(dly)}$. After this time, the device operates either in auto-retry or latch off mode based on MODE pin configuration in 表 9-1.

$$P_{(PLIM)} = 1 \times R_{(PLIM)} \quad (5)$$

Here, $P_{(PLIM)}$ is output power limit in watts, and $R_{(PLIM)}$ is the power limit setting resistor in $k\Omega$.

During the output power limiting operation, \overline{FLT} asserts after a delay of $t_{CL_PLIM_FLT(dly)}$. The \overline{FLT} signal remains asserted until the over power load condition is removed and the device resumes normal operation.

图 9-11 illustrates output power limiting performance of TPS16632 with 100-W setting for class-2 power supply designs .




图 9-10. TPS16632 Typical Application Schematic




图 9-11. 100 W class 2, Output Power Limiting Response of TPS16632

9.3.6 Current Monitoring Output (IMON)

The TPS1663x devices feature an accurate analog current monitoring output. A current source at IMON terminal is internally configured to be proportional to the current flowing from IN to OUT. This current can be converted into a voltage using a resistor $R_{(IMON)}$ from IMON terminal to GND terminal. The IMON voltage can be used as a means of monitoring current flow through the system. The maximum voltage ($V_{(IMONmax)}$) for monitoring the current is limited to 4 V. This limitation puts a limitation on maximum value of $R_{(IMON)}$ resistor and is determined by 方程式 6.

$$V_{(IMON)} = [I_{(OUT)} \times GAIN_{(IMON)}] \times R_{(IMON)} \quad (6)$$

Where,

- $GAIN_{(IMON)}$ is the gain factor $I_{(IMON)}:I_{(OUT)} = 27.9 \mu A/A$ (typical)
- $I_{(OUT)}$ is the load current

Refer to [图 7-9](#) for IMON output versus load current plot. [图 9-12](#) illustrates IMON performance.




图 9-12. IMON Response During a Load Step

The IMON pin must not have a bypass capacitor to avoid delay in the current monitoring information.

9.3.7 FAULT Response ($\overline{\text{FLT}}$)

The $\overline{\text{FLT}}$ open-drain output asserts (active low) under the faults events such as undervoltage, overvoltage, overload, power limiting, ILIM pin short, and thermal shutdown conditions. The device is designed to eliminate false reporting by using an internal *de-gitch* circuit for fault conditions without the need for an external circuitry. $\overline{\text{FLT}}$ can be left open or connected to GND when not used.

9.3.8 Power Good Output (PGOOD)

The devices feature an open drain Power Good (PGOOD) indicator output. PGOOD can be used for enable-disable control of the downstream loads like DC/DC converters. PGOOD goes high when the internal FET's gate is enhanced. PGOOD goes low when the internal FET turns OFF during a fault event or when $\overline{\text{SHDN}}$ is pulled low. There is a deglitch of 11.5 msec (typical), t_{PGOODR} , at the rising edge and 10 msec (typical), t_{PGOODF} , on falling edge. PGOOD is a rated for 60 V and can be pulled to IN or OUT through a resistor.

9.3.9 IN, P_IN, OUT and GND Pins



Connect a minimum of a 0.1- μF capacitor across IN and GND. Connect P_IN and IN together. Do not leave any of the IN and OUT pins un-connected.

9.3.10 Thermal Shutdown

The device has a built-in overtemperature shutdown circuitry designed to protect the internal FET if the junction temperature exceeds $T_{(\text{TSD})}$, 165°C (typical). After the thermal shutdown event, depending upon the mode of fault response configured as shown in [表 9-1](#), the device either latches off or commences an auto-retry cycle of 648 msec (typical), $t_{(\text{TSD_retry})}$ after $T_J < (T_{(\text{TSD})} - 11^\circ\text{C})$. During the thermal shutdown, the fault pin $\overline{\text{FLT}}$ pulls low to indicate a fault condition.

9.3.11 Low Current Shutdown Control ($\overline{\text{SHDN}}$)

The internal and the external FET and hence the load current can be switched off by pulling the $\overline{\text{SHDN}}$ pin below 0.8-V threshold with a micro-controller GPIO pin or can be controlled remotely with an opto-isolator device. The device quiescent current reduces to 21 μA (typical) in shutdown state. To assert $\overline{\text{SHDN}}$ low, the pull down must have sinking capability of at least 10 μA . To enable the device, $\overline{\text{SHDN}}$ must be pulled up to at least 2 V. Once the device is enabled, the internal FET turns on with dVdT mode. [图 9-13](#) and [图 9-14](#) illustrate the performance of $\overline{\text{SHDN}}$ control.



9.4 Device Functional Modes

The TPS1663x devices respond differently to overload with MODE pin configurations. 表 9-1 lists the operational differences.

表 9-1. Device Operational Differences Under Different MODE Configurations

MODE Pin Configuration	Power Limiting, Over Current fault and Thermal Shutdown Operation
Open	Active Current limiting for a maximum duration of $t_{CL_PLIM(dly)}$. There after Latches OFF. Latch reset by toggling SHDN or UVLO low to high or power cycling IN.
Shorted to GND	Active current limiting for a maximum duration of $t_{CL_PLIM(dly)}$. There after auto-retries after a delay of $t_{(TSD_retry)}$.

10 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

10.1 Application Information

The TPS1663x is a 60-V eFuse, typically used for hot-swap and power rail protection applications. The device operates from 4.5 V to 60 V with programmable current limit, overvoltage, and undervoltage protections. The device aids in controlling in-rush current and provides output power limiting for systems such as PLCs, Telecom radios, and industrial printers. The device also provides robust protection for multiple faults on the system rail.

The [Detailed Design Procedure](#) section can be used to select component values for the device. Additionally, a spreadsheet design tool, [TPS1663 Design Calculator](#), is available in the web product folder.

10.2 Typical Application




图 10-1. 20 V - 50 V, 1-A eFuse Protection Circuit for Telecom Radios

10.2.1 Design Requirements

表 10-1 shows the design requirements for TPS16630.

表 10-1. Design Requirements

DESIGN PARAMETER		EXAMPLE VALUE
$V_{(IN)}$	Input voltage range	20 V - 50 V
$V_{(UV)}$	Undervoltage lockout set point	18 V
$V_{(OV)}$	Overvoltage cutoff set point	55 V
$I_{(LIM)}$	Overload current limit	1 A
C_{OUT}	Output capacitor	100 μ F
$I_{(INRUSH)}$	Inrush current limit	300 mA

10.2.2 Detailed Design Procedure

10.2.2.1 Programming the Current-Limit Threshold $R_{(ILIM)}$ Selection

The $R_{(ILIM)}$ resistor at the ILIM pin sets the overload current limit. The overload current limit can be set using 方程式 7.

$$R_{(ILIM)} = \frac{18}{I_{OL}} = 18k\Omega \quad (7)$$

where

- $I_{LIM} = 1 \text{ A}$

Choose the closest standard 1% resistor value: $R_{(LIM)} = 18 \text{ k}\Omega$

10.2.2.2 Undervoltage Lockout and Overvoltage Set Point

The undervoltage lockout (UVLO) and overvoltage trip point are adjusted using an external voltage divider network of R_1 , R_2 and R_3 connected between IN, UVLO, OVP and GND pins of the device. The values required for setting the undervoltage and overvoltage are calculated by solving [方程式 8](#) and [方程式 9](#).

$$V_{(OVPR)} = \frac{R_3}{R_1 + R_2 + R_3} \times V_{(OV)} \quad (8)$$

$$V_{(UVLOR)} = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \times V_{(UV)} \quad (9)$$

For minimizing the input current drawn from the power supply [$I_{(R123)} = V_{(IN)} / (R_1 + R_2 + R_3)$], TI recommends to use higher value resistance for R_1 , R_2 and R_3 .

However, the leakage current due to external active components connected at resistor string can add error to these calculations. So, the resistor string current, $I_{(R123)}$, must be chosen to be 20 times greater than the leakage current of UVLO and OVP pins.

From the device electrical specifications, $V_{(OVPR)} = 1.2 \text{ V}$ and $V_{(UVLOR)} = 1.2 \text{ V}$. From the design requirements, $V_{(OV)}$ is 55 V and $V_{(UV)}$ is 18 V. To solve the equation, first choose the value of $R_3 = 20.5 \text{ k}\Omega$ and use [方程式 8](#) to solve for $(R_1 + R_2) = 930 \text{ k}\Omega$. Use [方程式 9](#) and value of $(R_1 + R_2)$ to solve for $R_2 = 43 \text{ k}\Omega$ and finally $R_1 = 887 \text{ k}\Omega$.

Choose the closest standard 1% resistor values: $R_1 = 887 \text{ k}\Omega$, $R_2 = 43 \text{ k}\Omega$, and $R_3 = 20.5 \text{ k}\Omega$.

10.2.2.3 Setting Output Voltage Ramp Time (t_{dVdT})

Use [方程式 1](#) and [方程式 2](#) to calculate required $C_{(dVdT)}$ for achieving an inrush current of 300 mA. $C_{(dVdT)} = 22 \text{ nF}$. [图 10-2](#) and [图 10-3](#) illustrate the inrush current limiting performance during 50-V hot-plug in condition.

10.2.2.3.1 Support Component Selections R_{PGOOD} and $C_{(IN)}$

The R_{PGOOD} serves as pull-up for the open-drain output. The current sink by this pin must not exceed 10 mA (see the [Absolute Maximum Ratings](#) table). TI recommends typical resistance value in the range of 10 k Ω to 100 k Ω for R_{PGOOD} . [图 10-5](#) and [图 10-7](#) illustrate the power up and power down performance of the system respectively. The $C_{(IN)}$ is a local bypass capacitor to suppress noise at the input. TI recommends a minimum of 0.1 μF for $C_{(IN)}$.

10.2.3 Application Curves




图 10-2. Hot-Plug In at 50-V Supply With No Load




图 10-3. Hot-Plug In at 50-V Supply With 60-Ω Load




图 10-4. Overload Performance During Load Step From 140 Ω to 40 Ω




图 10-5. Coming Out of Overload With Load Step From 40 Ω to 140 Ω




图 10-6. Output Hot-short Performance With 50-V Input Supply





图 10-7. Turn ON Using SHDN Control



10.3 System Examples

10.3.1 Simple 24-V Power Supply Path Protection

With the TPS1663x, a simple 24-V power supply path protection can be realized using a minimum of three external components, as shown in the schematic diagram in 图 10-9. The external components required are a $R_{(ILIM)}$ resistor to program the current limit and $C_{(IN)}$ and $C_{(OUT)}$ capacitors.




图 10-9. TPS16630 Configured for a Simple Power Supply Path Protection

Protection features with this configuration include:

- 39-V (maximum) overvoltage clamp output
- Inrush current control with 24-V/500- μ s output voltage slew rate
- Accurate current limiting with auto-retry

10.4 Power Supply Recommendations

The TPS1663x eFuse is designed for the supply voltage range of $4.5\text{ V} \leq V_{IN} \leq 60\text{ V}$. If the input supply is located more than a few inches from the device, TI recommends an input ceramic bypass capacitor higher than 0.1 μ F. Power supply must be rated higher than the current limit set to avoid voltage droops during overcurrent and short circuit conditions.

10.4.1 Transient Protection

In case of short circuit and overload current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the

output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- Using a Schottky diode across the output and GND to absorb negative spikes
- Using low value ceramic capacitor ($C_{(IN)}$) to approximately $0.1 \mu\text{F}$ to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with 方程式 10.


$$V_{\text{spike(Absolute)}} = V_{(IN)} + I_{(Load)} \times \sqrt{\frac{L_{(IN)}}{C_{(IN)}}} \quad (10)$$

where

- $V_{(IN)}$ is the nominal supply voltage
- $I_{(LOAD)}$ is the load current
- $L_{(IN)}$ equals the effective inductance seen looking into the source
- $C_{(IN)}$ is the capacitance present at the input

Some applications can require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device. These transients can occur during positive and negative surge tests on the supply lines. In such applications, TI recommends to place at least $1 \mu\text{F}$ of input capacitor.

The circuit implementation with optional protection components (a ceramic capacitor, TVS and Schottky diode) is shown in 图 10-10



* Optional components needed for suppression of transients

图 10-10. Circuit Implementation With Optional Protection Components for TPS1663x





10.5 Layout

10.5.1 Layout Guidelines

- For all the applications, TI recommends a $0.1 \mu\text{F}$ or higher value ceramic decoupling capacitor between IN terminal and GND.
- High current carrying power path connections must be as short as possible and must be sized to carry at least twice the full-load current. See 图 10-11 and 图 10-12 for a typical PCB layout example.

- Locate all the TPS1663x family support components $R_{(ILIM)}$, $R_{(PLIM)}$, $C_{(dVdT)}$, $R_{(IMON)}$, UVLO, OVP resistors close to their connection pin. Connect the other end of the component to the GND with shortest trace length.
- The trace routing for the $R_{(ILIM)}$, $R_{(PLIM)}$ component to the device must be as short as possible to reduce parasitic effects on the current limit and power limit accuracy. These traces must not have any coupling to switching signals on the board.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the device they are intended to protect, and routed with short traces to reduce inductance. For example, TI recommends a protection Schottky diode to address negative transients due to switching of inductive loads, and it must be physically close to the OUT and GND pins.
- Thermal Considerations: when properly mounted, the PowerPAD package provides significantly greater cooling ability. To operate at rated power, the PowerPAD must be soldered directly to the board GND plane directly under the device. Other planes, such as the bottom side of the circuit board, can be used to increase heat sinking in higher current applications.

10.5.2 Layout Example

-  Top Layer
-  Bottom layer GND plane
-  Top Layer GND Plane
-  Via to Bottom Layer








图 10-11. PCB Layout Example With QFN Package With a 2-Layer PCB

-  Top Layer
-  Bottom layer GND plane
-  Top Layer GND Plane
-  Via to Bottom Layer




图 10-12. Typical PCB Layout Example With HTSSOP Package With a 2-Layer PCB

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

- [TPS1663 Design Calculator](#)

11.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

11.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

RGE 24

GENERIC PACKAGE VIEW


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204104/H




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

GENERIC PACKAGE VIEW


PWP 20

HTSSOP - 1.2 mm max height

6.5 x 4.4, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224669/A


PWP0020T



PACKAGE OUTLINE

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4224598/A 10/2018

PowerPAD is a trademark of Texas Instruments.

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

EXAMPLE STENCIL DESIGN

PWP0020T

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.31 X 3.31
0.125	2.96 X 2.96 (SHOWN)
0.15	2.70 X 2.70
0.175	2.50 X 2.50

4224598/A 10/2018

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司