



带有可编程涌入转换率的 3V 至 20V 高电流负载开关

查询样品: TPS25910

特性

- 3V 至 20V 总线运行电压
- 集成的 30mΩ 导通金属氧化物半导体场效应晶体管 (MOSFET)

RUMENTS

- 可编程电流限制从: 0.83A 至 6.5A
- 可编程涌入电流转换率
- 热关断和故障警报
- 4mm x 4mm 四方扁平无引线 (QFN)-16 封装
- -40°C 至 125°C 的结温范围

应用范围

- 固态硬盘 (SSD)
- 硬盘驱动器 (HDD)
- RAID 阵列
- 电信
- 插入式电路板
- 笔记本电脑和上网本

说明

TPS25910 器件在负载电源电压为 3V 和 20V 的应用 中提供高度集成的热插拔电源管理和出色的保护。这个 器件用于必须在有害的持续和瞬态过载时对电压总线提 供保护的系统。


在启动时或热插入系统总线时, TPS25910 通过控制 输出电压, V_{OUT}, 来限制涌入电流。 可使用 GATE 引 脚和 GND 引脚之间的一个电容器来调节 Vout的转换 率。

内置 SOA 保护可确保内部 MOSFET 在最恶劣的工作 条件下在一个安全运行区间 (SOA) 内运行。 此外,可 使用 ILIM 引脚与 GND 引脚之间的一个电阻器来调节 与功率限值无关的电流限制阀值。

TPS25910 在过热故障时提供一个故障指示器输出。

TPS25910 采用 16 引脚四方扁平无引线 (QFN) 封 装。

12-V, 4.75-A APPLICATION





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

DEVICE	JUNCTION TEMPERATURE	PACKAGE	ORDERING CODE	MARKING
TDC05040	40°C to 405°C	DCA /4 mm v 4 mm OFN)	TPS25910RSAR	TDC25040
TPS25910	-40°C to 125°C	RSA (4-mm x 4-mm QFN)	TPS25910RSAT	TPS25910

ABSOLUTE MAXIMUM RATINGS

over device junction temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT		
Input voltage range IN, OUT	-0.3	22	V		
Voltage range, GATE	-0.3	30	V		
Voltage range FLT	-0.3	20	V		
Voltage ILIM		1.75	V		
Output sink current FLT		10	mA		
Input voltage range, EN	-0.3	6	IIIA		
Voltage range ILIM ⁽³⁾	-0.3	3			
ESD rating, HBM		2 .5 k	V		
ESD rating, CDM		500			
Operating junction temperature range, T _J	Internal	y Limited	°C		
Storage temperature range, T _{stg}	-65	150	C		

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltage values are with respect to GND.

⁽³⁾ Do not apply voltage to pin.



RECOMMENDED OPERATING CONDITIONS

over device junction temperature range (unless otherwise noted)

PARAMETER	MIN	NOM	MAX	UNIT
Input voltage range IN, OUT	3		20	
Voltage range EN	0		5	V
Voltage range FLT	0		20	
Continuous output current I _{OUT}	0		5	Α
Output sink current FLT	0		1	mA
External Capacitor, GATE	1		47	nF
dv/dt, V _{IN} ⁽¹⁾			12	V/µS
$R_{LIM}^{(2)}$	0		237k	Ω
Junction temperature	-40		125	°C

- dV/dt, V_{IN} should be limited to 12 $V/\mu S$ to confine the shoot-through current to the load.
- When R_{LIM} value is beyond this range, I_{LIM} will not be as accurate as within this range.

THERMAL INFORMATION

		TPS25910	
	THERMAL METRIC ⁽¹⁾	RSA (QFN)	UNITS
		16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	34.8	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	35.3	
θ_{JB}	Junction-to-board thermal resistance (4)	11.9	20044
ΨЈТ	Junction-to-top characterization parameter (5)	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	12.0	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance (7)	3.3	

- (1) 有关传统和新的热 度量的更多信息,请参阅*IC 封装热度量*应用报告, SPRA953。
- 在 JESD51-2a 描述的环境中,按照 JESD51-7 的指定,在一个 JEDEC 标准高 K 电路板上进行仿真,从而获得自然 对流条件下的结至环 境热阻。
- 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳(顶部)的热阻。 不存在特定的 JEDEC 标准测试,但 可在 ANSI SEMI 标准 G30-88 中能找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明,通过 在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真,以获得结板热阻。
- 结至顶部特征参数, ψ,ιτ,估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中 描述的程序从仿真数据中 提取出该参 数以便获得 θ_{JA}。
- 结至电路板特征参数, Ψ_{JB},估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中 描述的程序从仿真数据中 提取出该 参数以便获得 θ _{IA}。 通过在外露(电源)焊盘上进行冷板测试仿真来获得 结至芯片外壳(底部)热阻。 不存在特定的 JEDEC 标准 测试,但可在 ANSI SEMI
- 标准 G30-88 中能找到内容接近的说明。



ELECTRICAL CHARACTERISTICS

Over operating free-air temperature range, $V_{IN} = 3 \text{ V} - 20 \text{ V}$, $\overline{EN} = 0 \text{ V}$, $\overline{FLT} = \text{open}$, $R_{(RLIM)} = 40.2 \text{ k}\Omega$, No external capacitors are connected to either GATE or OUT, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IN						
	UVLO	V _{IN} ↑	2.60	2.75	2.90	V
		Hysteresis		100		mV
	Bias current	EN = 2.4 V		2.5	4	
		EN = 0 V		3.3	5	mA
OUT			1	"		
	RON	$R_{(VIN-VOUT)}$, $I_{(VOUT)} < I_{(RLIM)}$, 1 A $\leq I_{(VOUT)} \leq 4.5$ A		29.5	42	mΩ
	Power limit	V_{IN} : 12 V, C_{OUT} = 1000 μ F, \overline{EN} : 3 V \rightarrow 0 V	3	5	7.5	W
	Reverse diode voltage	$V_{OUT} > V_{IN}$, $\overline{EN} = 5 \text{ V}$, $I_{IN} = -1 \text{ A}$		0.77	1	V
ILIM					ļ	
		$R_{(RLIM)} = 237 \text{ k}\Omega$	0.50	0.82	1.1	
		$R_{(RLIM)} = 200 \text{ k}\Omega$	0.75	1	1.25	
	Current limit program I _{VOUT} ,	$R_{(RLIM)} = 100 \text{ k}\Omega$	1.75	2	2.25	
	$V_{(VIN - OUT)} = 0.3 \text{ V}$, pulsed test	$R_{(RLIM)} = 66.5 \text{ k}\Omega$	2.65	3	3.3	Α
		$R_{(RLIM)} = 40.2 \text{ k}\Omega$	4.50	5	5.5	
		$R_{(RLIM)} = 29.4 \text{ k}\Omega$	5.70	6.50	7.3	
EN		(i territ)				
		V _(EN) falling	1.10	1.35		V
	Threshold voltage	V _(EN) rising		1.50	1.75	
	, and the second	Hysteresis		150		mV
		$V_{\overline{\text{(EN)}}} = 2.4 \text{ V (sinking)}$	-1.5	-1	0.5	
	Input bias current	$V_{\overline{\text{(EN)}}} = 0.2 \text{ V (sourcing)}$	-2	-1	0.5	μΑ
	Turn on propagation delay	V_{IN} = 3.3 V, I_{LOAD} = 1 A, $V_{(EN)}$: 2.4 V \rightarrow 0.2 V, till I_{GATE} changes direction.		10		
	Turn off propagation delay	V_{IN} = 3.3 V, I_{LOAD} = 1 A, $V_{\overline{(EN)}}$: 0.2 V \rightarrow 2.4 V, till I_{GATE} changes direction.		2.5		μs
FLT	<u> </u>					
	V _{OL}	I _(FLT) = 1 mA, Fault active (Over Temperature)		0.2	0.4	V
	Leakage current	$V_{(FLT)} = 18 \text{ V}$			1	μΑ
THERM	MAL SHUTDOWN		+	*	-	
	Thermal shutdown	Тл		160		
		Hysteresis		20		°C
GATE			I I	I.	I.	
	Sourcing current	$V_{(GATE-OUT)} = 3.5 \text{ V}, V_{(EN)} = \text{Low}$	8	11	15	μA
	Strong pull down resistor	$V_{(EN)} = Low$	10	40	80	Ω
	Weak pull down current	$V_{(EN)} = Low$	250	500	750	μA
	Output Voltage, V _(GATE-OUT)	(LIV)	5.5	6.6	7.5	V



DEVICE INFORMATION

TPS25910 FUNCTIONAL BLOCK DIAGRAM





Figure 1. Functional Block Diagram



TPS25910 PIN ASSIGNMENT



PIN FUNCTIONS

PIN NAME	PIN NUMBER	DESCRIPTION					
EN	16	Device is enabled when this pin is pulled low.					
IN	1, 2, 3	Power In and control supply voltage.					
GATE	4	If the chip die temperature exceeds the OTSD rising threshold, GATE is pulled down to GND by a 7.5KOhm resistor.					
ILIM	7	A resistor to ground sets the current limit level.					
GND	5, 6, 8, 9, 13, 14	GND					
OUT	10, 11, 12	Output to the load.					
FLT	15	Fault low indicates that the internal pass FET junction temperature exceeds the thermal shutdown threshold					



PIN DESCRIPTION

FLT: Open-drain output that pulls low during thermal shutdown. FLT activates when device thermally shuts down and deactivates when die temperature cools down below the device thermal protection threshold and the device ends thermal shutdown cycle. FLT becomes operational before UV, when V_{IN} is greater than 1V.

GND: This is the most negative voltage in the circuit and is used as reference for all voltage measurements unless otherwise specified. All the GND pins must be connected to system power supply negative return point

GATE: Output that provides gate drive for the internal pass FET. Its sourcing current is about 11 μ A. An internal clamp prevents GATE from rising 6.6 V above OUT. C_{INT} is 200 pF.

The GATE pin is disabled by the following mechanisms:

- 1. When $\overline{\text{EN}}$ is above its rising threshold, GATE is pulled down by a 40- Ω resistor connecting to GND for approximately 50 μ s. Then, a 7.5- $k\Omega$ resistor ties GATE to GND to ensure the GATE is off.
- 2. When V_{IN} drops below the UVLO threshold, GATE is pulled down by a 40- Ω resistor connecting to GND for approximately 50 μ s. Then, a 7.5- $k\Omega$ resistor ties GATE to GND to ensure the GATE is off.
- 3. When short circuit fault occurs, GATE is pulled down by a $40-\Omega$ resistor connecting to GND for approximately 50 μ s. Then, a 500 μ A current source continues to pull down on the GATE.
- 4. If the chip die temperature exceeds the OTSD rising threshold, GATE is pulled down to GND by a 7.5-k Ω resistor.

An external capacitor can be connected from GATE pin to GND pin to create linear inrush profile. The slew rate of the inrush can be controlled by a different capacitor value.

$$I_{CHARGE} = \left(C_{EXT} + C_{INT}\right) \frac{dV_{OUT}}{dt}$$
(1)

Where:

I_{CHARGE} is 11 μA (typical)

C_{INT}, the equivalent gate input capacitance of the internal FET (200 pF typical).

ILIM: A resistor connected from this pin to ground sets $I_{(LIM)}$. R_{LIM} is set by the formula:

$$R_{\text{LIM}} = \frac{197.388}{I_{\text{LIM}}} \frac{0.976944}{\text{for currents below 2 A where R}_{\text{LIM}} \text{ is in k}\Omega.} \tag{2}$$

$$R_{\text{LIM}} = \frac{205.62}{I_{\text{LIM}}} \frac{1.02912}{\text{for currents above 2 A where R}_{\text{LIM}} \text{ is in k}\Omega.} \tag{3}$$

 $\overline{\text{EN}}$: When this pin is pulled low, the device is enabled. The input threshold is hysteretic, allowing the user to program a startup delay with an external RC circuit. $\overline{\text{EN}}$ is pulled to VIN by a 10-M Ω resistor, pulled to GND by 16.8 M Ω and is clamped to ground by a 7-V Zener diode. Because high impedance pullup and or down resistors are used to reduce current draw, any external FET controlling this pin should be low leakage.

IN: Input voltage to the TPS25910. The recommended operating voltage range is 3 V to 20 V. All VIN pins should be connected together and to the power source.

OUT: Output connection for the TPS25910. When switched on, the output voltage is approximately:

$$V_{OUT} = V_{IN} - 0.04 \times I_{OUT} \tag{4}$$

All OUT pins should be connected together and to the load.



TYPICAL CHARACTERISTICS

4.7

-25





Figure 2.



JUNCTION TEMPERATURE

5.5

ILOAD = 1.2 A

5.3

(A) 5.1

Figure 3.

50

Junction Temperature (°C)

75


100

125

150

G002

25





APPLICATION INFORMATION

Programming the Current-Limit Threshold

The over-current threshold is user programmable via an external resistor. The TPS25910 uses an internal regulation loop to provide a regulated voltage on the ILIM pin. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for R_{ILIM} is 0 k Ω \leq R_{ILIM} \leq 237 k Ω to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the over-current threshold when selecting a value for R_{ILIM} . Consult the Electrical Characteristics table for specific current limit settings. The traces routing the R_{ILIM} resistor to the TPS25910 should be as short as possible to reduce parasitic effects on the current-limit accuracy.

Equation 5 through Equation 7 can be used to estimate current limit below 2 A:

$$I_{LIM(min)} = \frac{1051.9}{R_{LIM(max)}^{1.3854}}$$
(5)

$$I_{LIM(typ)} = \frac{223.61}{R_{LIM(typ)}^{1.0236}}$$
(6)

$$I_{LIM(max)} = \frac{104.95}{R_{LIM(min)}^{0.8347}}$$
(7)

Equation 8 through Equation 10 can be used to estimate current limit above 2 A:

$$I_{LIM(min)} = \frac{161.24}{R_{LIM(max)}^{0.9796}}$$
(8)

$$I_{LIM(typ)} = \frac{176.85}{R_{LIM(typ)}^{0.9717}}$$
(9)

$$I_{LIM(max)} = \frac{194.81}{R_{LIM(min)}^{0.9694}}$$
(10)

where $R_{LIM(max)}$ is the maximum resistor value in factoring in error, $R_{LIM(typ)}$ is the typical resistor value, and $R_{LIM(min)}$ is the minimum resistor value factoring in error. All resistor values are represented in $k\Omega$. For example, a 100- $k\Omega$, 1% resistor would have the following values:

- $R_{LIM(min)} = 99 \text{ k}\Omega$
- $R_{LIM(typ)} = 100 \text{ k}\Omega$
- $R_{LIM(max)} = 101 \text{ k}\Omega$



A plot of the current limit threshold vs. RLIM using equations Equation 5 through Equation 10 above is shown in Figure 6.




Figure 6. Current Limit Threshold vs. R_{ILIM}



Slew Rate Control Using C_{GATE}

The TPS25910 can be used with applications that require constant turn-on currents. The current is controlled by a single capacitor from the GATE terminal to ground. The TPS25910 internal MOSFET appears to operate as a source follower (following the gate voltage) in this implementation. Choose a time to charge, Δt , based on the output capacitor, input voltage VI, and desired charge current, I_{CHARGE} . Select the device load to be less than 5 W \div VIN.

$$\Delta t = \frac{C_{LOAD} \times V_{IN}}{I_{C-LOAD}}$$
(11)

To select the gate capacitance:

$$C_{EXT} = I_{CHARGE} \times \frac{\Delta t}{V_{IN}} - C_{INT}$$
(12)

- I_{CHARGE} = 11 μA
- $C_{INT} = 200 pF (typical)$

Figure 7 and Figure 8 illustrate the effects of $C_{\text{EXT}} = 0.1 \, \mu\text{F}$ on inrush current using TPS25910EVM-088.




Figure 7. Typical Power Limited Inrush Start Up (no C_{EXT})






Figure 8. Start Up With Slew Rate Control ($C_{\text{EXT}} = 0.1 \ \mu\text{F}$)



Thermal Sense

The TPS25910 self protects by using a thermal sensing circuit that monitors the operating temperature of the power switch and disables operation if the temperature exceeds the thermal shutdown condition (160°C typical). The TPS25910 device operates in power-limit mode during an overload condition and increases the voltage drop across power switch. The thermal sensor turns off the power switch when the die temperature exceeds 160°C. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20°C. Figure 9 below illustrates the thermal behavior during output overload.




Figure 9. Thermal Sense Behavior



Back-to-Back (B2B) FET Operation

Many applications require reverse current blocking (from load to input source) so that pending system activities can be completed (such as writing important data to non-volatile memory) prior to power down or during brown out. TPS25910 provides the GATE pin externally for slew rate control, but this external connection can also be used to control an external blocking MOSFET, Q1 as shown in Figure 10.

As VIN drops during input power removal, the comparator circuit de-asserts ENb, GATE falls, and both the TPS25910 internal MOSFET and Q1 is turned off and block any current flow from V_{LOAD} to V_{IN} . C_{LOAD} can then be chosen to furnish the required load current for long enough to complete the required power down system activities.




Figure 10. B2B Implementation

NOTE

Connecting the load voltage to the non-inverting input of the external comparator can provide a simple ORing function that prevents holdup energy in C_{LOAD} from discharging through the TPS25910 to $V_{\text{IN}(\text{source})}$ when $V_{\text{IN}(\text{source})}$ droops or collapses.



Circuit operation is illustrated in Figure 11 and Figure 12. Figure 11 shows the power down event with no load at the output. When V_{IN} drops to approximately 10 V (threshold of comparator circuit), ENb is de-asserted and GATE falls and enables reverse current blocking. The voltage on C_{LOAD} then stops following VIN and remains flat for a long duration.




Figure 11. B2B Performance with No-Load



Figure 12 illustrates the power down event with a 200-mA load. As V_{IN} starts to fall, the output load is supplied by C_{LOAD} . C_{LOAD} must be large enough to support V_{LOAD} for long enough for the power down activities to complete. For the case shown in Figure 12, C_{LOAD} is a 3900- μ F capacitor and can support a droop from approximately 10 V to approximately 5 V for approximately 170 ms.

TPS3700DDC (dual comparator with wide input voltage range) can be used for the B2B comparator circuit shown in Figure 10. Only one comparator is needed, but the second comparator can be utilized as either a power good flag or as a notification to the system load that a brownout or power down event is about to occur.




Figure 12. B2B Performance with 200-mA Load



Maximum Load at Startup

The power limiting function of the TPS25910 provides effective protection for the internal FET. Expectedly, there is a supply voltage dependent maximum load which the device is able to power up. Loads above this level may cause the device to shut off current before startup is complete. Neglecting any load capacitance, the maximum load (minimum load resistance) is calculated using Equation 13;

$$R_{MIN} = \frac{V_{IN}^2}{12} \tag{13}$$

Adding load capacitance may reduce the maximum load which can be present at start up.

If $\overline{\text{EN}}$ is tied to GND at startup and IN does not ramp quickly, the TPS25910 may momentarily turn off then on during startup. This can happen if a capacitive load pulls down the input voltage below the UV threshold. If necessary, this can be avoided by delaying the $\overline{\text{EN}}$ assertion until VIN is fully up.

Transient Protection

The need for transient protection in conjunction with hot-swap controllers should always be considered. When the TPS25910 interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. Such transients can easily exceed twice the supply voltage if steps are not taken to address the issue. Typical methods for addressing transients include;

- · Minimizing lead length/inductance into and out of the device.
- Transient Voltage Suppressors (TVS) on the input to absorb inductive spikes.
- · Shottky diode across the output to absorb negative spikes.
- · A combination of ceramic and electrolytic capacitors on the input and output to absorb energy.

The following equation estimates the magnitude of these voltage spikes:

Where:

$$V_{\text{SPIKE(absolute)}} = V_{\text{NOM}} + I_{\text{LOAD}} \times \sqrt{\frac{L}{C}}$$
(14)

- V_{NOM} equals the nominal supply voltage.
- I_{LOAD} equals the load current.
- C equals the capacitance present at the input or output of the TPS25910.
- L equals the effective inductance seen looking into the source or the load.

The inductance due to a straight length of wire equals approximately.

Where;

$$L_{straightwire} \approx 0.2 \times L \times In \left(\frac{4 \times L}{D} - 0.75 \right) (nH)$$
(15)

- L equals the length of the wire.
- · D equals wire diameter.

Some applications may require the addition of a TVS to prevent transients from exceeding the absolute ratings if sufficient capacitance cannot be included.

17

www.ti.com 11-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS25910RSAR	Active	Production	QFN (RSA) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 25910
TPS25910RSAR.B	Active	Production	QFN (RSA) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 25910
TPS25910RSARG4	Active	Production	QFN (RSA) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 25910
TPS25910RSARG4.B	Active	Production	QFN (RSA) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 25910
TPS25910RSAT	Active	Production	QFN (RSA) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 25910
TPS25910RSAT.B	Active	Production	QFN (RSA) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TPS 25910

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2025


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25910RSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS25910RSARG4	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS25910RSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 18-Jun-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS25910RSAR	QFN	RSA	16	3000	346.0	346.0	33.0
TPS25910RSARG4	QFN	RSA	16	3000	346.0	346.0	33.0
TPS25910RSAT	QFN	RSA	16	250	182.0	182.0	20.0

4 x 4, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

 4. Reference JEDEC registration MO-220.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月