

TPS37xx 双通道、低功耗、高精度电压检测器

1 特性

- 采用小型封装的双通道检测器
- 高精度阈值和滞后: 1.0%
- 低静态电流: 2 μ A (典型值)
- 可调节检测电压: 最低至 1.2V
- 多个滞后选项:
 - 0.5%、1%、5% 和 10%
- 温度范围: -40°C 至 125°C
- 推挽 (TPS3779) 和开漏 (TPS3780) 输出选项
- 提供 μ SON 和 SOT23 封装

2 应用

- 数字信号处理器 (DSP)、微控制器和微处理器应用
- 便携式医疗设备
- 楼宇自动化
- 机顶盒
- 固态硬盘
- 笔记本和台式计算机
- 便携式和电池供电类产品
- 电源排序应用

3 说明

TPS3779 和 TPS3780 属于高精度双通道电压检测器系列, 同时拥有低功耗和小解决方案尺寸两大优势。SENSE1 和 SENSE2 输入包含滞后特性, 可抑制短小毛刺脉冲, 从而确保输出操作稳定而无错误触发。此系列产品提供 0.5%、1%、5% 或 10% 的不同出厂设定滞后选项。

TPS3779 和 TPS3780 具有可通过一个外部电阻分压器配置的可调感测 (SENSE) 输入。当 SENSE1 和 SENSE2 输入上的电压低于下降阈值时, OUT1 和 OUT2 被分别驱动为低电平。当 SENSE1 和 SENSE2 上升到高于上升阈值时, OUT1 和 OUT2 分别变为高电平。


该器件具有 2 μ A (典型值) 的超低静态电流, 并且提供了一套精确且节省空间的电压检测解决方案, 非常适合低功耗系统监视和便携式应用。TPS3779 和 TPS3780 的工作电压范围为 1.5V 至 6.5V, 工作温度范围为 -40°C 至 125°C。

器件信息(1)


器件型号	封装	封装尺寸 (标称值)
TPS37xx	μ SON (6)	1.45mm x 1.00mm
	SOT23 (6)	2.92mm x 1.30mm

(1) 如需了解所有可用封装, 请见数据表末尾的可订购产品附录。

感测阈值 (V_{IT+}) 偏差与温度间的关系



典型电路原理图



目录

1	特性	1	8.4	Device Functional Modes.....	11
2	应用	1	9	Application and Implementation	12
3	说明	1	9.1	Application Information.....	12
4	修订历史记录	2	9.2	Typical Applications	13
5	Device Comparison Table	3	9.3	Monitoring Two Separate Rails.....	13
6	Pin Configuration and Functions	3	9.4	Early Warning Detection	14
7	Specifications	4	10	Power-Supply Recommendations	15
7.1	Absolute Maximum Ratings	4	11	Layout	15
7.2	ESD Ratings.....	4	11.1	Layout Guidelines	15
7.3	Recommended Operating Conditions	4	11.2	Layout Example	15
7.4	Thermal Information	4	12	器件和文档支持	16
7.5	Electrical Characteristics.....	5	12.1	器件支持	16
7.6	Timing Requirements	6	12.2	文档支持	16
7.7	Typical Characteristics	7	12.3	相关链接	16
8	Detailed Description	10	12.4	商标	16
8.1	Overview	10	12.5	静电放电警告	16
8.2	Functional Block Diagrams	10	12.6	术语表	17
8.3	Feature Description.....	11	13	机械、封装和可订购信息	17



4 修订历史记录

日期	修订版本	注释
2015 年 4 月	*	首次发布。

5 Device Comparison Table

PRODUCT	HYSTERESIS (%)	OUTPUT
TPS3779A	0.5	Push-pull
TPS3779B	5	Push-pull
TPS3779C	10	Push-pull
TPS3779D	1	Push-pull
TPS3780A	0.5	Open-drain
TPS3780B	5	Open-drain
TPS3780C	10	Open-drain
TPS3780D	1	Open-drain

6 Pin Configuration and Functions



Pin Functions

NAME	PIN NO.		I/O	DESCRIPTION
	DRY	DBV		
GND	2	5	—	Ground
OUT1	5	2	O	OUT1 is the output for SENSE1. OUT1 is asserted (driven low) when the voltage at SENSE1 falls below V_{IT-} . OUT1 is deasserted (goes high) after SENSE1 rises higher than V_{IT+} . OUT1 is a push-pull output for the TPS3779 and an open-drain output for the TPS3780. The open-drain device (TPS3780) can be pulled up to 6.5 V independent of VDD; a pull-up resistor is required for this device.
OUT2	4	3	O	OUT2 is the output for SENSE2. OUT2 is asserted (driven low) when the voltage at SENSE2 falls below V_{IT-} . OUT2 is deasserted (goes high) after SENSE2 rises higher than V_{IT+} . OUT2 is a push-pull output for the TPS3779 and an open-drain output for the TPS3780. The open-drain device (TPS3780) can be pulled up to 6.5 V independent of VDD; a pull-up resistor is required for this device.
SENSE1	1	6	I	This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this pin drops below the threshold voltage (V_{IT-}), OUT1 is asserted.
SENSE2	3	4	I	This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this pin drops below the threshold voltage (V_{IT-}), OUT2 is asserted.
VDD	6	1	I	Supply voltage input. Connect a 1.5-V to 6.5-V supply to VDD in order to power the device. Good analog design practice is to place a 0.1- μ F ceramic capacitor close to this pin (required for VDD < 1.5 V).

7 Specifications

7.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	VDD	-0.3	7	V
	OUT1, OUT2 (TPS3779 only)	-0.3	VDD + 0.3	V
	OUT1, OUT2 (TPS3780 only)	-0.3	7	V
	SENSE1, SENSE2	-0.3	7	V
Current	OUT1, OUT2		±20	mA
Temperature	Operating junction, T _J	-40	125	°C
	Storage, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
	Power-supply voltage	1.5		6.5	V
	Sense voltage		SENSE1, SENSE2	6.5	V
	Output voltage (TPS3779 only)		OUT1, OUT2	VDD + 0.3	V
	Output voltage (TPS3780 only)		OUT1, OUT2	6.5	V
R _{PU}	Pullup resistor (TPS3780 only)	1.5		10,000	kΩ
	Current	-5		5	mA
C _{IN}	Input capacitor		0.1		μF
T _J	Junction temperature	-40	25	125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS3779, TPS3780		UNIT
		DRY (USON)	DBV (SOT23-6)	
		6 PINS	6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	306.7	193.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	174.1	134.5	
R _{θJB}	Junction-to-board thermal resistance	173.4	39.0	
ψ _{JT}	Junction-to-top characterization parameter	30.9	30.4	
ψ _{JB}	Junction-to-board characterization parameter	171.6	38.5	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	65.2	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, .

7.5 Electrical Characteristics

All specifications are over the operating temperature range of $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$ and $1.5\text{ V} \leq V_{DD} \leq 6.5\text{ V}$, unless otherwise noted. Typical values are at $T_J = 25^{\circ}\text{C}$ and $V_{DD} = 3.3\text{ V}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD	Input supply range		1.5		6.5	V
V _(POR)	Power-on reset voltage ⁽¹⁾	V _{OL} (max) = 0.2 V, I _{OL} = 15 μ A			0.8	V
I _{DD}	Supply current (into VDD pin)	VDD = 3.3 V, no load, $-40^{\circ}\text{C} < T_J < 85^{\circ}\text{C}$		2.09	3.72	μ A
		VDD = 3.3 V, no load, $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$			5.80	μ A
		VDD = 6.5 V, no load, $-40^{\circ}\text{C} < T_J < 85^{\circ}\text{C}$		2.29	4.00	μ A
		VDD = 6.5 V, no load, $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$			6.50	μ A
V _{IT+}	Positive-going input threshold voltage	V _(SENSE) rising		1.194		V
				-1%		1%
V _{IT-}	Negative-going input threshold voltage	V _(SENSE) falling	TPS37xxA (0.5% hysteresis)	1.188		V
			TPS37xxB (5% hysteresis)	1.134		V
			TPS37xxC (10% hysteresis)	1.074		V
			TPS37xxD (1% hysteresis)	1.182		V
		V _(SENSE) falling		-1%		1%
I _(SENSE)	Input current	V _(SENSE) = 0 V or VDD	-15		15	nA
V _{OL}	Low-level output voltage	VDD \geq 1.2 V, I _{SINK} = 0.4 mA			0.25	V
		VDD \geq 2.7 V, I _{SINK} = 2 mA			0.25	V
		VDD \geq 4.5 V, I _{SINK} = 3.2 mA			0.30	V
V _{OH}	High-level output voltage (TPS3779 only)	VDD \geq 1.5 V, I _{SOURCE} = 0.4 mA	0.8 VDD			V
		VDD \geq 2.7 V, I _{SOURCE} = 1 mA	0.8 VDD			V
		VDD \geq 4.5 V, I _{SOURCE} = 2.5 mA	0.8 VDD			V
I _{lkg(OD)}	Open-drain output leakage current (TPS3780 only)	High impedance, V _(SENSE) = V _(OUT) = 6.5 V, $-40^{\circ}\text{C} < T_J < 85^{\circ}\text{C}$	-50		50	nA
		High impedance, V _(SENSE) = V _(OUT) = 6.5 V, $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$	-250		250	nA

(1) Outputs are undetermined below V_(POR).

7.6 Timing Requirements

Typical values are at $T_j = 25^\circ\text{C}$ and $V_{DD} = 3.3\text{ V}$. SENSE transitions between 0 V and 1.3 V.

		MIN	NOM	MAX	UNIT
$t_{PD(r)}$	SENSE (rising) to OUT propagation delay		5.5		μs
$t_{PD(f)}$	SENSE (falling) to OUT propagation delay		10		μs
t_{SD}	Startup delay ⁽¹⁾		570		μs

- (1) During power-on or a VDD transient below $V_{DD}(\text{min})$, the outputs reflect the input conditions 570 μs after VDD transitions through $V_{DD}(\text{min})$.










图 1. Timing Diagram

7.7 Typical Characteristics

At $T_J = 25^\circ\text{C}$ with a $0.1\text{-}\mu\text{F}$ capacitor close to VDD, unless otherwise noted.



Typical Characteristics (接下页)

At $T_J = 25^\circ\text{C}$ with a 0.1- μF capacitor close to VDD, unless otherwise noted.




图 8. Output Voltage Low vs Output Current (VDD = 3.3 V)




图 9. Output Voltage Low vs Output Current (VDD = 6.5 V)




图 10. Output Voltage High vs Output Current (VDD = 1.5 V)




图 11. Output Voltage High vs Output Current (VDD = 3.3 V)





图 12. Output Voltage High vs Output Current (VDD = 6.5 V)



SENSE1 = SENSE2 = 0 V to 1.3 V

图 13. Propagation Delay from Sense High to Output High

Typical Characteristics (接下页)

At $T_J = 25^\circ\text{C}$ with a 0.1- μF capacitor close to VDD, unless otherwise noted.




图 14. Propagation Delay from Sense Low to Output Low




图 15. Startup Delay




图 16. Minimum Transient Duration (HL) vs Overdrive (VDD = 1.5 V)




图 17. Minimum Transient Duration (HL) vs Overdrive (VDD = 6.5 V)




图 18. Minimum Transient Duration (LH) vs Overdrive (VDD = 1.5 V)




图 19. Minimum Transient Duration (LH) vs Overdrive (VDD = 6.5 V)

8 Detailed Description

8.1 Overview

The TPS3779 and TPS3780 are a family of small, low quiescent current (I_{DD}), dual-channel voltage detectors. These devices have high-accuracy, rising and falling input thresholds, and assert the output as shown in 表 1. The output (OUTx pin) goes low when the SENSEx pin is less than V_{IT-} and goes high when the pin is greater than V_{IT+} . The TPS3779 and TPS3780 offer multiple hysteresis options from 0.5% to 10% for use in a wide variety of applications. These devices have two independent voltage detection channels that can be used in systems where multiple voltage rails are required to be monitored, or where one channel can be used as an early warning signal and the other channel used as the system reset signal.

表 1. TPS3779, TPS3780 Truth Table

CONDITIONS	OUTPUT
$SENSE1 < V_{IT-}$	OUT1 = low
$SENSE2 < V_{IT-}$	OUT2 = low
$SENSE1 > V_{IT+}$	OUT1 = high
$SENSE2 > V_{IT+}$	OUT2 = high

8.2 Functional Block Diagrams




图 20. TPS3779 Block Diagram




图 21. TPS3780 Block Diagram

8.3 Feature Description

8.3.1 Inputs (SENSE1, SENSE2)

The TPS3779 and TPS3780 have two comparators for voltage detection. Each comparator has one external input; the other input is connected to the internal reference. The comparator rising threshold is designed and trimmed to be equal to V_{IT+} and the falling threshold is trimmed to be equal to V_{IT-} . The built-in falling hysteresis options make the devices immune to supply rail noise and ensure stable operation.

The comparator inputs can swing from ground to 6.5 V, regardless of the device supply voltage used. Although not required in most cases, for extremely noisy applications, good analog design practice is to place a 1-nF to 10-nF bypass capacitor at the comparator input in order to reduce sensitivity to transients and layout parasitic.

For each SENSE input, the corresponding output (OUTx) is driven to logic low when the input voltage drops below V_{IT-} . When the voltage exceeds V_{IT+} , the output (OUTx) is driven high; see [Figure 1](#).

8.3.2 Outputs (OUT1, OUT2)

In a typical device application, the outputs are connected to a reset or enable input of another device, such as a digital signal processor (DSP), central processing unit (CPU), field-programmable gate array (FPGA), or application-specific integrated circuit (ASIC); or the outputs are connected to the enable input of a voltage regulator, such as a dc-dc or low-dropout (LDO) regulator.

The TPS3779 provides two push-pull outputs. The logic high level of the outputs is determined by the VDD pin voltage. With this configuration pull-up resistors are not required, thus saving board space. However, all interface logic levels must be examined. All OUT connections must be compatible with the VDD pin logic level.

The TPS3780 provides two open-drain outputs (OUT1 and OUT2); pull-up resistors must be used to hold these lines high when the output goes to a high-impedance condition (not asserted). By connecting pull-up resistors to the proper voltage rails, the outputs can be connected to other devices at correct interface voltage levels. The outputs can be pulled up to 6.5 V, independent of the device supply voltage. To ensure proper voltage levels, make sure to choose the correct pull-up resistor values. The pull-up resistor value is determined by V_{OL} , the sink current capability, and the output leakage current ($I_{IKG(OD)}$). These values are specified in the [Electrical Characteristics](#) table. By using wired-AND logic, OUT1 and OUT2 can be combined into one logic signal. The [Inputs \(SENSE1, SENSE2\)](#) section describes how the outputs are asserted or deasserted. See [Figure 1](#) for a description of the relationship between threshold voltages and the respective output.

8.4 Device Functional Modes

8.4.1 Normal Operation ($VDD \geq VDD(\min)$)

When the voltage on VDD is greater than $VDD(\min)$ for t_{SD} , the output signals react to the present state of the corresponding SENSE pins.

8.4.2 Power-On Reset ($VDD < V_{(POR)}$)

When the voltage on VDD is lower than the required voltage to internally pull the logic low output to GND ($V_{(POR)}$), both outputs are undefined and are not to be relied upon for proper system function.

9 Application and Implementation

9.1 Application Information

The TPS3779 and TPS3780 are used as precision dual-voltage detectors. The monitored voltage, VDD voltage, and output pullup voltage (TPS3780 only) can be independent voltages or connected in any configuration.

9.1.1 Threshold Overdrive

Threshold overdrive is how much VDD exceeds the specified threshold, and is important to know because smaller overdrive results in slower OUTx response. Threshold overdrive is calculated as a percent of the threshold in question, as shown in [公式 1](#):

$$\text{Overdrive} = | (VDD / V_{IT} - 1) \times 100\% |$$

where

- V_{IT} is either V_{IT-} or V_{IT+} , depending on whether calculating the overdrive for the negative-going threshold or the positive-going threshold, respectively. (1)

[图 16](#) illustrates the VDD minimum detectable pulse versus overdrive, and is used to visualize the relationship overdrive has on $t_{PD(f)}$ for negative-going events.

9.1.2 Sense Resistor Divider

The resistor divider values and target threshold voltage can be calculated by using [公式 2](#) and [公式 3](#) to determine $V_{MON(UV)}$ and $V_{MON(PG)}$, respectively.

$$V_{MON(UV)} = \left(1 + \frac{R1}{R2} \right) \times V_{IT-} \tag{2}$$

$$V_{MON(PG)} = \left(1 + \frac{R1}{R2} \right) \times V_{IT+} \tag{3}$$

where

- R1 and R2 are the resistor values for the resistor divider on the SENSEx pins,
- $V_{MON(UV)}$ is the target voltage at which an undervoltage condition is detected, and
- $V_{MON(PG)}$ is the target voltage at which the output goes high when V_{MONx} rises.

Choose R_{TOTAL} ($= R1 + R2$) so that the current through the divider is approximately 100 times higher than the input current at the SENSEx pins. The resistors can have high values to minimize current consumption as a result of low input bias current without adding significant error to the resistive divider. For details on sizing input resistors, refer to application report [SLVA450](#), *Optimizing Resistor Dividers at a Comparator Input*, available for download from www.ti.com.

9.2 Typical Applications

9.3 Monitoring Two Separate Rails




图 22. Monitoring Two Separate Rails Schematic

9.3.1 Design Requirements

表 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
VDD	5 V	5 V
Hysteresis	10%	10%
Monitored voltage 1	3.3 V nominal, $V_{MON(PG)} = 2.9\text{ V}$, $V_{MON(UV)} = 2.6\text{ V}$	$V_{MON(PG)} = 2.908\text{ V}$, $V_{MON(UV)} = 2.618\text{ V}$
Monitored voltage 2	3 V nominal, $V_{MON(PG)} = 2.6\text{ V}$, $V_{MON(UV)} = 2.4\text{ V}$	$V_{MON(PG)} = 2.606\text{ V}$, $V_{MON(UV)} = 2.371\text{ V}$
Output logic voltage	3.3-V CMOS	3.3-V CMOS

9.3.2 Detailed Design Procedure

- Select the TPS3780C. The C version is selected to satisfy the hysteresis requirement. The TPS3780 is selected for the output logic requirement. An open-drain output allows for the output to be pulled up to a voltage other than VDD.
- The resistor divider values are calculated by using 公式 2 and 公式 3. For SENSE1, $R1 = 1.13\text{ M}\Omega$ and $R2 = 787\text{ k}\Omega$. For SENSE2, $R3 (R1) = 681\text{ k}\Omega$ and $R4 (R2) = 576\text{ k}\Omega$.

9.3.3 Application Curve




图 23. Monitoring Two Separate Rails Curve

9.4 Early Warning Detection




图 24. Early Warning Detection Schematic

9.4.1 Design Requirements

表 3. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
VDD	V_{MON}	V_{MON}
Hysteresis	10%	10%
Monitored voltage 1	$V_{MON(PG)} = 3.3 \text{ V}$, $V_{MON(UV)} = 3 \text{ V}$	$V_{MON(PG)} = 3.330 \text{ V}$, $V_{MON(UV)} = 2.997 \text{ V}$
Monitored voltage 2	$V_{MON(PG)} = 3.9 \text{ V}$, $V_{MON(UV)} = 3.5 \text{ V}$	$V_{MON(PG)} = 3.921 \text{ V}$, $V_{MON(UV)} = 3.529 \text{ V}$

9.4.2 Detailed Design Procedure

1. Select the TPS3779C. The C version is selected to satisfy the hysteresis requirement. The TPS3779 is selected to save on component count and board space.
2. Use 公式 4 to calculate the total resistance for the resistor divider. Determine the minimum total resistance of the resistor network necessary to achieve the current consumption specification. For this example, the current flow through the resistor network is chosen to be 1.41 μA . Use the key transition point for V_{MON2} . For this example, the low-to-high transition, $V_{MON(PG)}$, is considered more important.

$$R_{TOTAL} = \frac{V_{MON(PG_2)}}{I} = \frac{3.9 \text{ V}}{1.41 \mu\text{A}} = 2.78 \text{ M}\Omega$$

where

- $V_{MON(PG_2)}$ is the target voltage at which OUT2 goes high when V_{MON2} rises, and
- I is the current flowing through the resistor network. (4)

3. After R_{TOTAL} is determined, R3 can be calculated using 公式 5. Select the nearest 1% resistor value for R3. In this case, 845 k Ω is the closest value.

$$R3 = \frac{V_{IT+}}{I} = \frac{1.194 \text{ V}}{1.41 \mu\text{A}} = 846 \text{ k}\Omega \quad (5)$$

4. Use 公式 6 to calculate R2. Select the nearest 1% resistor value for R2. In this case, 150 k Ω is the closest value. Use the key transition point for V_{MON1} . For this example, the low-to-high transition, $V_{MON(UV)}$, is considered more important.

$$R2 = \frac{R_{TOTAL}}{V_{MON(UV_1)}} \cdot V_{IT-} - R3 = \frac{2.78 \text{ M}\Omega}{3 \text{ V}} \cdot 1.074 \text{ V} - 845 \text{ k}\Omega = 149 \text{ k}\Omega$$

where

- $V_{MON(UV_1)}$ is the target voltage at which OUT1 goes low when V_{MON1} falls. (6)

5. Use 公式 7 to calculate R1. Select the nearest 1% resistor value for R1. In this case, 1.78 MΩ is a 1% resistor.

$$R1 = R_{TOTAL} - R2 - R3 = 2.78 \text{ M}\Omega - 150 \text{ k}\Omega - 845 \text{ k}\Omega = 1.78 \text{ M}\Omega \quad (7)$$

9.4.3 Application Curve




图 25. Early Warning Detection Curve

10 Power-Supply Recommendations

The TPS3779 and TPS3780 are designed to operate from an input voltage supply range between 1.5 V and 6.5 V. An input supply capacitor is not required for this device; however, good analog practice (required for less VDD < 1.5 V) is to place a 0.1-μF or greater capacitor between the VDD pin and the GND pin. This device has a 7-V absolute maximum rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient that can exceed 7 V, additional precautions must be taken.

For applications where SENSE is greater than 0 V before VDD, and subject to a startup slew rate of less than 200 mV per 1 ms, the output can be driven to logic high in error. To correct the output, cycle the SENSE lines below V_{IT-} or sequence SENSE after VDD.

11 Layout

11.1 Layout Guidelines

Place the VDD decoupling capacitor close to the device.

Avoid using long traces for the VDD supply node. The VDD capacitor, along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum VDD voltage.

11.2 Layout Example




图 26. Example SOT23 Layout

12 器件和文档支持

12.1 器件支持

12.1.1 开发支持

12.1.1.1 评估模块

评估模块 (EVM) 可与 TPS3779 和 TPS3780 配套使用, 帮助评估初始电路性能。 [SLVU796](#) 详细介绍了 TPS3780EVM-154 的设计套件和评估模块。

EVM 可通过德州仪器 (TI) 网站上的 [TPS3779](#) 和 [TPS3780](#) 产品文件夹获取, 也可直接从 [TI 网上商店](#) 购买。

12.1.1.2 Spice 模型

分析模拟电路和系统的性能时, 使用 SPICE 模型对电路性能进行计算机仿真非常有用。您可以从相应器件产品文件夹中的 *仿真模型* 下获取 TPS3779 和 TPS3780 的 SPICE 模型。

12.1.2 器件命名规则

TPS3779xyyyz 和 TPS3780xyyyz 是这些器件的通用命名约定。TPS3779 和 TPS3780 代表此类器件所属系列; x 用于表示滞后版本, yyy 预留给封装标识符, z 为封装数量。

- 示例: TPS3779CDBVR
- 系列: TPS3779 (推挽)
- 滞后: 10%
- DBV 封装: 6 引脚 SOT
- 封装数量: R 表示卷 (3000 片)

12.2 文档支持

12.2.1 相关文档

12.2.1.1 相关文档

相关文档如下:

- 《[TPS3780EVM-154 评估模块](#)》, [SLVU796](#)
- 应用报告 [SLVA450](#) — 《[优化比较器输入端的电阻分压器](#)》

12.3 相关链接

以下表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件, 并且可以快速访问样片或购买链接。

表 4. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS3779	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS3780	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.4 商标

All trademarks are the property of their respective owners.

12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时, 应将导线一起截短或将装置放置于导电泡棉中, 以防止 MOS 门极遭受静电损伤。

12.6 术语表

[SLYZ022](#) — *TI* 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3779ADBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE4Q	Samples
TPS3779ADBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE4Q	Samples
TPS3779ADRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZQ	Samples
TPS3779ADRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZQ	Samples
TPS3779BDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE5Q	Samples
TPS3779BDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE5Q	Samples
TPS3779BDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZR	Samples
TPS3779BDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZR	Samples
TPS3779CDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE6Q	Samples
TPS3779CDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE6Q	Samples
TPS3779CDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZT	Samples
TPS3779CDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZT	Samples
TPS3779DDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE7Q	Samples
TPS3779DDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE7Q	Samples
TPS3779DDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZS	Samples
TPS3779DDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZS	Samples
TPS3780ADBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE8Q	Samples
TPS3780ADBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE8Q	Samples
TPS3780ADRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(GJ, ZU)	Samples
TPS3780ADRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(GJ, ZU)	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3780BDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE9Q	Samples
TPS3780BDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PE9Q	Samples
TPS3780BDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZV	Samples
TPS3780BDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZV	Samples
TPS3780CDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF1Q	Samples
TPS3780CDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF1Q	Samples
TPS3780CDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZW	Samples
TPS3780CDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZW	Samples
TPS3780DDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF2Q	Samples
TPS3780DDBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PF2Q	Samples
TPS3780DDRYR	ACTIVE	SON	DRY	6	5000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZX	Samples
TPS3780DDRYT	ACTIVE	SON	DRY	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ZX	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW

DRY 6

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4207181/G


DRY0006A



PACKAGE OUTLINE

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
 1:1 RATIO WITH PKG SOLDER PADS
 EXPOSED METAL SHOWN
 SCALE:40X



SOLDER MASK DETAILS

4222894/A 01/2018

NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slue271).

EXAMPLE STENCIL DESIGN

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.075 - 0.1 mm THICK STENCIL
SCALE:40X

4222894/A 01/2018

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司