

# 具有 $\overline{\text{MR}}$ 和可编程延迟的 TPS3840 毫功耗高输入电压监控器


## 1 特性

- 宽工作电压范围：1.5V 至 10V
- 毫微电源电流：300nA（典型值）、700nA（最大值）
- 固定阈值电压 ( $V_{\text{IT-}}$ )
  - 阈值范围为 1.6V 至 4.9V（阶跃为 0.1V）
  - 高精度：1%（典型值）、1.5%（最大值）
  - 内置的迟滞 ( $V_{\text{IT+}}$ )
    - $1.6\text{V} < V_{\text{IT-}} \leq 3.0\text{V} = 100\text{mV}$ （典型值）
    - $3.1\text{V} \leq V_{\text{IT-}} < 4.9\text{V} = 200\text{mV}$ （典型值）
- 快速启动延迟 ( $t_{\text{STRT}}$ ): 220 $\mu\text{s}$ （典型值）、350 $\mu\text{s}$ （最大值）
- 可编程复位延时时间 ( $t_{\text{D}}$ ):
  - 50 $\mu\text{s}$ （无电容器）至 6.2s (10 $\mu\text{F}$ )
- 低电平有效手动复位 ( $\overline{\text{MR}}$ )
- 三种输出拓扑：
  - TPS3840DL: 漏极开路，低电平有效 ( $\overline{\text{RESET}}$ )，需要上拉电阻器
  - TPS3840PL: 推挽，低电平有效 ( $\overline{\text{RESET}}$ )
  - TPS3840PH: 推挽，高电平有效 ( $\text{RESET}$ )
- 宽温度范围：-40°C 至 +125°C
- 封装：SOT23-5 (DBV)

## 2 应用

- 电网基础设施：断路器、智能仪表、其他监控和保护设备
- 工厂自动化：现场发送器、PLC。
- 楼宇自动化：防火安全、烟雾探测器和 HVAC
- 电子销售点
- 便携式电池供电型系统

典型应用电路



## 3 说明

宽输入电压范围允许在不使用外部组件的情况下监控 9V 电压轨或电池，在使用外部电阻器的情况下监控 24V 电压轨。毫微级  $I_{\text{q}}$  可以在低功耗应用中延长电池寿命，并在使用外部电阻器时最大限度降低电流消耗。快速启动延迟允许在系统的其余部分上电之前检测电压故障，因此可以在危险的启动故障状况下实现最高的安全性。低上电复位电压 ( $V_{\text{POR}}$ ) 可防止错误复位、过早启用或开启下一个器件，并能够在上电和断电期间正确控制晶体管。

当  $V_{\text{DD}}$  上的电压降至负电压阈值 ( $V_{\text{IT-}}$ ) 以下或手动复位 ( $\overline{\text{MR}}$ ) 被拉至低逻辑 ( $V_{\text{MR\_L}}$ ) 时，会将复位输出信号置位。当  $V_{\text{DD}}$  升至  $V_{\text{IT-}}$  加迟滞 ( $V_{\text{IT+}}$ ) 以上以及手动复位悬空或高于  $V_{\text{MR\_H}}$  且复位延时时间 ( $t_{\text{D}}$ ) 已过期时，会将复位信号清除。可以通过在 CT 引脚和地之间连接一个电容器对复位延时时间进行编程。对于快速复位，可以将 CT 引脚悬空。


其他特性：用于  $\overline{\text{MR}}$  和  $V_{\text{DD}}$  的内置毛刺抑制保护以及内置迟滞、低漏极开路输出漏电流 ( $I_{\text{LKG(OD)}}$ )。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TPS3840	SOT-23 (5) (DBV)	2.90mm × 1.60mm

(1) 有关封装详细信息，请参阅数据表末尾的机械制图附录。

TPS3840 典型电源电流



目录

1 特性 .....	1	8.3 Feature Description .....	16
2 应用 .....	1	8.4 Device Functional Modes .....	19
3 说明 .....	1	<b>9 Application and Implementation .....</b>	<b>20</b>
4 修订历史记录 .....	2	9.1 Application Information .....	20
<b>5 Device Comparison Table .....</b>	<b>3</b>	9.2 Typical Application .....	20
<b>6 Pin Configuration and Functions .....</b>	<b>4</b>	<b>10 Power Supply Recommendations .....</b>	<b>28</b>
<b>7 Specifications .....</b>	<b>5</b>	<b>11 Layout .....</b>	<b>28</b>
7.1 Absolute Maximum Ratings .....	5	11.1 Layout Guidelines .....	28
7.2 ESD Ratings .....	5	11.2 Layout Example .....	28
7.3 Recommended Operating Conditions .....	5	<b>12 器件和文档支持 .....</b>	<b>29</b>
7.4 Thermal Information .....	5	12.1 器件命名规则 .....	29
7.5 Electrical Characteristics .....	6	12.2 社区资源 .....	30
7.6 Timing Requirements .....	7	12.3 商标 .....	30
7.7 Typical Characteristics .....	9	12.4 静电放电警告 .....	30
<b>8 Detailed Description .....</b>	<b>16</b>	12.5 Glossary .....	30
8.1 Overview .....	16	<b>13 机械、封装和可订购信息 .....</b>	<b>30</b>
8.2 Functional Block Diagram .....	16		

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。



<b>Changes from Revision B (July 2019) to Revision C</b>		<b>Page</b>
• Changed Device Comparison Table .....		3
<b>Changes from Revision A (May 2019) to Revision B</b>		<b>Page</b>
• Updated Device Comparison Table .....		3
• Updated Functional Block Diagram .....		16
• 已更改 equation 5 and 6 .....		17
• Updated Application Design #2 .....		22
<b>Changes from Original (December 2018) to Revision A</b>		<b>Page</b>
• 已更改 将数据表从“预告信息”更改为“生产数据” .....		1

## 5 Device Comparison Table

*Device Comparison Table* shows the available (Active) device variants and variants releasing soon (Preview). Other voltages from 表 3 at the end of datasheet can be sample upon request, please contact TI sales representative for details.

PART NUMBER	OUTPUT TOPOLOGY	THRESHOLD ( $V_{it}$ ) (V)	HYSTERESIS (mV)	Status
TPS3840DL18	Open-Drain, Active-Low	1.8	100	Active
TPS3840DL20	Open-Drain, Active-Low	2.0	100	Active
TPS3840PL20	Push-Pull, Active-Low	2.0	100	Active
TPS3840DL22	Open-Drain, Active-Low	2.2	100	Active
TPS3840PL25	Push-Pull, Active-Low	2.5	100	Active
TPS3840DL27	Open-Drain, Active-Low	2.7	100	Active
TPS3840PL27	Push-Pull, Active-Low	2.7	100	Active
TPS3840DL28	Open-Drain, Active-Low	2.8	100	Active
TPS3840PL28	Push-Pull, Active-Low	2.8	100	Active
TPS3840DL29	Open-Drain, Active-Low	2.9	100	Active
TPS3840DL30	Open-Drain, Active-Low	3.0	100	Active
TPS3840PL30	Push-Pull, Active-Low	3.0	100	Active
TPS3840PH30	Push-Pull, Active-High	3.0	100	Active
TPS3840PL43	Push-Pull, Active-Low	4.3	200	Active
TPS3840DL45	Open-Drain, Active-Low	4.5	200	Active
TPS3840PL45	Push-Pull, Active-Low	4.5	200	Active

## 6 Pin Configuration and Functions



### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	TPS3840PL, TPS3840DL	TPS3840PH		
RESET	N/A	1	O	<b>Active-High Output Reset Signal:</b> This pin is driven high when either the $\overline{\text{MR}}$ pin is driven to a logic low or VDD voltage falls below the negative voltage threshold ( $V_{IT-}$ ). RESET remains high (asserted) for the delay time period ( $t_D$ ) after both $\overline{\text{MR}}$ is floating or above $V_{\overline{\text{MR}}_L}$ and VDD voltage rise above $V_{IT+}$ .
$\overline{\text{RESET}}$	1	N/A	O	<b>Active-Low Output Reset Signal:</b> This pin is driven logic when either the $\overline{\text{MR}}$ pin is driven to a logic low or VDD voltage falls below the negative voltage threshold ( $V_{IT-}$ ). $\overline{\text{RESET}}$ remains low (asserted) for the delay time period ( $t_D$ ) after both $\overline{\text{MR}}$ is floating or above $V_{\overline{\text{MR}}_L}$ and VDD voltage rise above $V_{IT+}$ .
VDD	2	2	I	<b>Input Supply Voltage.</b> TPS3840 monitors VDD voltage
GND	3	3	–	<b>Ground</b>
$\overline{\text{MR}}$ / NC	4	4	I	<b>Manual Reset.</b> Pull this pin to a logic low ( $V_{\overline{\text{MR}}_L}$ ) to assert a reset signal in the output pin. After the $\overline{\text{MR}}$ pin is left floating or pull to $V_{\overline{\text{MR}}_H}$ the output goes to the nominal state after the reset delay time( $t_D$ ) expires. <b>MR can be left floating when not in use. NC stands for "No Connection" or floating.</b>
CT	5	5	-	<b>Capacitor Time Delay Pin.</b> The CT pin offers a user-programmable delay time. Connect an external capacitor on this pin to adjust time delay. When not in use leave pin floating for the smallest fixed time delay.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	VDD	-0.3	12	V
	$\overline{\text{RESET}}$ (TPS3840PL)	-0.3	$V_{\text{DD}} + 0.3$	
	RESET (TPS3840PH)	-0.3	$V_{\text{DD}} + 0.3$	
	$\overline{\text{RESET}}$ (TPS3840DL)	-0.3	12	
	$\overline{\text{MR}}$ <sup>(2)</sup>	-0.3	12	
	CT	-0.3	5.5	
Current	$\overline{\text{RESET}}$ pin and RESET pin		$\pm 70$	mA
Temperature <sup>(3)</sup>	Operating junction temperature, $T_{\text{J}}$	-40	150	°C
	Storage, $T_{\text{stg}}$	-65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If the logic signal driving MR is less than  $V_{\text{DD}}$ , then additional current flows into  $V_{\text{DD}}$  and out of MR.  $V_{\text{MR}}$  should not be higher than  $V_{\text{DD}}$ .
- (3) As a result of the low dissipated power in this device, it is assumed that  $T_{\text{J}} = T_{\text{A}}$ .

### 7.2 ESD Ratings

			VALUE	UNIT
$V_{\text{(ESD)}}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2000$	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 750$	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{\text{DD}}$	Input supply voltage	1.5		10	V
$V_{\overline{\text{RESET}}}$ , $V_{\text{RESET}}$	$\overline{\text{RESET}}$ pin and RESET pin voltage	0		10	V
$I_{\overline{\text{RESET}}}$ , $I_{\text{RESET}}$	$\overline{\text{RESET}}$ pin and RESET pin current	0		$\pm 5$	mA
$T_{\text{J}}$	Junction temperature (free air temperature)	-40		125	°C
$V_{\overline{\text{MR}}}$ <sup>(1)</sup>	Manual reset pin voltage	0		$V_{\text{DD}}$	V

- (1) If the logic signal driving MR is less than  $V_{\text{DD}}$ , then additional current flows into  $V_{\text{DD}}$  and out of MR.  $V_{\text{MR}}$  should not be higher than  $V_{\text{DD}}$ .

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS3840	UNIT
		DBV (SOT23-5)	
		5 PINS	
$R_{\theta\text{JA}}$	Junction-to-ambient thermal resistance	187.5	°C/W
$R_{\theta\text{JC(top)}}$	Junction-to-case (top) thermal resistance	109.2	°C/W
$R_{\theta\text{JB}}$	Junction-to-board thermal resistance	92.8	°C/W
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	35.4	°C/W
$\Psi_{\text{JB}}$	Junction-to-board characterization parameter	92.5	°C/W
$R_{\theta\text{JC(bot)}}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

At  $1.5\text{ V} \leq V_{DD} \leq 10\text{ V}$ ,  $\overline{\text{MR}} = \text{Open}$ ,  $\overline{\text{RESET}}$  pull-up resistor ( $R_{\text{pull-up}}$ ) = 100 k $\Omega$  to VDD, output reset load ( $C_{\text{LOAD}}$ ) = 10 pF and over the operating free-air temperature range – 40°C to 125°C, unless otherwise noted. Typical values are at  $T_J = 25^\circ\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>COMMON PARAMETERS</b>						
$V_{DD}$	Input supply voltage		1.5		10	V
$V_{IT-}$	Negative-going input threshold accuracy <sup>(1)</sup>	-40°C to 125°C	-1.5	1	1.5	%
$V_{HYS}$	Hysteresis on $V_{IT-}$ pin	$V_{IT-} = 3.1\text{ V to }4.9\text{ V}$	175	200	225	mV
$V_{HYS}$	Hysteresis on $V_{IT-}$ pin	$V_{IT-} = 1.6\text{ V to }3.0\text{ V}$	75	100	125	mV
$I_{DD}$	Supply current into VDD pin	$V_{DD} = 1.5\text{ V} < V_{DD} < 10\text{ V}$ $V_{DD} > V_{IT+}$ <sup>(2)</sup> $T_A = -40^\circ\text{C to }125^\circ\text{C}$		300	700	nA
$V_{\overline{\text{MR}}_L}$	Manual reset logic low input <sup>(3)</sup>				600	mV
$V_{\overline{\text{MR}}_H}$	Manual reset logic high input <sup>(3)</sup>		$0.7V_{DD}$			V
$R_{\overline{\text{MR}}}$	Manual reset internal pull-up resistance			100		k $\Omega$
$R_{CT}$	CT pin internal resistance		350	500	650	k $\Omega$
<b>TPS3840PL (Push-Pull Active-Low)</b>						
$V_{POR}$	Power on Reset Voltage <sup>(4)</sup>	$V_{OL(max)} = 200\text{ mV}$ $I_{OUT(Sink)} = 200\text{ nA}$			300	mV
$V_{OL}$	Low level output voltage	$1.5\text{ V} < V_{DD} < 5\text{ V}$ $V_{DD} < V_{IT-}$ $I_{OUT(Sink)} = 2\text{ mA}$			200	mV
$V_{OH}$	High level output voltage	$1.5\text{ V} < V_{DD} < 5\text{ V}$ $V_{DD} > V_{IT+}$ <sup>(2)</sup> $I_{OUT(Source)} = 2\text{ mA}$	$0.8V_{DD}$			V
		$5\text{ V} < V_{DD} < 10\text{ V}$ $V_{DD} > V_{IT+}$ <sup>(2)</sup> $I_{OUT(Source)} = 5\text{ mA}$	$0.8V_{DD}$			V
<b>TPS3840PH (Push-Pull Active-High)</b>						
$V_{POR}$	Power on Reset Voltage <sup>(4)</sup>	$V_{OH}, I_{OUT(Source)} = 500\text{ nA}$			950	mV
$V_{OL}$	Low level output voltage	$1.5\text{ V} < V_{DD} < 5\text{ V}$ $V_{DD} > V_{IT+}$ <sup>(2)</sup> $I_{OUT(Sink)} = 2\text{ mA}$			200	mV
		$1.5\text{ V} < V_{DD} < 5\text{ V}$ $V_{DD} > V_{IT+}$ <sup>(2)</sup> $I_{OUT(Sink)} = 5\text{ mA}$			200	mV
$V_{OH}$	High level output voltage	$1.5\text{ V} < V_{DD} < 5\text{ V}, V_{DD} < V_{IT-}$ , $I_{OUT(Source)} = 2\text{ mA}$	$0.8V_{DD}$			V
<b>TPS3840DL (Open-Drain)</b>						
$V_{POR}$	Power on Reset Voltage <sup>(4)</sup>	$V_{OL(max)} = 0.2\text{ V}$ $I_{OUT(Sink)} = 5.6\text{ uA}$			950	mV
$V_{OL}$	Low level output voltage	$1.5\text{ V} < V_{DD} < 5\text{ V}$ $V_{DD} < V_{IT-}$ $I_{OUT(Sink)} = 2\text{ mA}$			200	mV
$I_{lkg(OD)}$	Open-Drain output leakage current	$\overline{\text{RESET}}$ pin in High Impedance, $V_{DD} = V_{\text{RESET}} = 5.5\text{ V}$ $V_{IT+} < V_{DD}$			90	nA

(1)  $V_{IT-}$  threshold voltage range from 1.6 V to 4.9 V in 100 mV steps, for released versions see Device Voltage Thresholds table.

(2)  $V_{IT+} = V_{HYS} + V_{IT-}$ .

(3) If the logic signal driving  $\overline{\text{MR}}$  is less than VDD, then additional current flows into VDD and out of  $\overline{\text{MR}}$ .


(4)  $V_{POR}$  is the minimum  $V_{DD}$  voltage level for a controlled output state.  $V_{DD}$  slew rate  $\leq 100\text{ mV}/\mu\text{s}$ .

## 7.6 Timing Requirements

At  $1.5\text{ V} \leq V_{DD} \leq 10\text{ V}$ ,  $\overline{MR} = \text{Open}$ ,  $\overline{RESET}$  pull-up resistor ( $R_{\text{pull-up}} = 100\text{ k}\Omega$  to  $V_{DD}$ , output reset load ( $C_{\text{LOAD}} = 10\text{ pF}$  and over the operating free-air temperature range  $-40^\circ\text{C}$  to  $125^\circ\text{C}$ ,  $V_{DD}$  slew rate  $< 100\text{ mV} / \mu\text{s}$ , unless otherwise noted. Typical values are at  $T_J = 25^\circ\text{C}$ .


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{STRT}}$	Startup Delay <sup>(1)</sup>	CT pin open	100	220	350	$\mu\text{s}$
$t_{\text{P\_HL}}$	Propagation detect delay for VDD falling below $V_{\text{IT-}}$	$V_{DD} = V_{\text{IT+}}$ to $(V_{\text{IT-}}) - 10\%$ <sup>(2)</sup>		15	30	$\mu\text{s}$
$t_{\text{D}}$	Reset time delay	CT pin = open			50	$\mu\text{s}$
		CT pin = 10 nF		6.2		ms
		CT pin = 1 $\mu\text{F}$		619		ms
$t_{\text{GL\_VIT-}}$	Glitch immunity $V_{\text{IT-}}$	5% $V_{\text{IT-}}$ overdrive <sup>(3)</sup>		10		$\mu\text{s}$
$t_{\text{MR\_PW}}$	$\overline{MR}$ pin pulse duration to initiate reset			300		ns
$t_{\text{MR\_RES}}$	Propagation delay from $\overline{MR}$ low to reset	$V_{DD} = 4.5\text{ V}$ , $\overline{MR} < V_{\text{MR\_L}}$		700		ns
$t_{\text{MR\_ID}}$	Delay from release $\overline{MR}$ to deassert reset	$V_{DD} = 4.5\text{ V}$ , $\overline{MR} = V_{\text{MR\_L}}$ to $V_{\text{MR\_H}}$		$t_{\text{D}}$		ms

- (1) When  $V_{DD}$  starts from less than the specified minimum  $V_{DD}$  and then exceeds  $V_{\text{IT+}}$ , reset is release after the startup delay ( $t_{\text{STRT}}$ ), a capacitor at CT pin will add  $t_{\text{D}}$  delay to  $t_{\text{STRT}}$  time
- (2)  $t_{\text{P\_HL}}$  measured from threshold trip point ( $V_{\text{IT-}}$ ) to  $V_{\text{OL}}$  for active low variants and  $V_{\text{OH}}$  for active high variants.
- (3) Overdrive % =  $[(V_{DD} / V_{\text{IT-}}) - 1] \times 100\%$




- (1)  $t_{\text{D (no cap)}}$  is included in  $t_{\text{STRT}}$  time delay. If  $t_{\text{D}}$  delay is programmed by an external capacitor connected to CT pin then  $t_{\text{D}}$  programmed time will be added to the startup time,  $V_{DD}$  slew rate =  $100\text{ mV} / \mu\text{s}$ .
- (2) Open-Drain timing diagram assumes pull-up resistor is connected to  $\overline{RESET}$
- (3)  $\overline{RESET}$  output is undefined when  $V_{DD}$  is  $< V_{\text{POR}}$

图 3. Timing Diagram TPS3840DL (Open-Drain Active-Low)



- (4)  $t_D$  (no cap) is included in  $t_{STRT}$  time delay. If  $t_D$  delay is programmed by an external capacitor connected to CT pin, then  $t_D$  programmed time will be added to the startup time. VDD slew rate = 100 mV /  $\mu$ s.
- (5)  $\overline{RESET}$  output is undefined when  $V_{DD} < V_{POR}$  and limited to  $V_{OL}$  for VDD slew rate = 100 mV /  $\mu$ s

**图 4. Timing Diagram TPS3840PL (Push-Pull Active-Low)**


- (6)  $t_D$  (no cap) is included in  $t_{STRT}$  time delay. If  $t_D$  delay is programmed by an external capacitor connected to CT pin, then  $t_D$  programmed time will be added to the total startup time. VDD slew rate = 100 mV /  $\mu$ s.

**图 5. Timing Diagram TPS3840PH (Push-Pull Active-High)**



### 7.7 Typical Characteristics

Typical characteristics show the typical performance of the TPS3840 device. Test conditions are  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $R_{pull-up} = 100\text{ k}\Omega$ ,  $C_{Load} = 50\text{ pF}$ , unless otherwise noted.




图 6. Supply Current vs Supply Voltage for TPS3840DL49




图 7. Supply Current vs Supply Voltage for TPS3840PL49




图 8. Supply Current vs Supply Voltage for TPS3840PH49




图 9. Negative-going Input Threshold Accuracy over Temperature for TPS3840DLXX




图 10. Negative-going Input Threshold Accuracy over Temperature for TPS3840PLXX










图 11. Negative-going Input Threshold Accuracy over Temperature for TPS3840PHXX

### Typical Characteristics (接下页)

Typical characteristics show the typical performance of the TPS3840 device. Test conditions are  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $R_{pull-up} = 100\text{ k}\Omega$ ,  $C_{Load} = 50\text{ pF}$ , unless otherwise noted.



Typical Characteristics (接下页)

Typical characteristics show the typical performance of the TPS3840 device. Test conditions are  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $R_{pull-up} = 100\text{ k}\Omega$ ,  $C_{Load} = 50\text{ pF}$ , unless otherwise noted.




图 18. Low Level Output Voltage vs  $I_{RESET}$  for TPS3840DL49




图 19. Low Level Output Voltage vs  $V_{DD}$  for TPS3840DL49




图 20. Low Level Output Voltage vs  $I_{RESET}$  for TPS3840PL49




图 21. Low Level Output Voltage vs  $V_{DD}$  for TPS3840PL49




图 22. Low Level Output Voltage vs  $I_{RESET}$  for TPS3840PH49




图 23. Low Level Output Voltage vs  $V_{DD}$  for TPS3840PH49

Typical Characteristics (接下页)

Typical characteristics show the typical performance of the TPS3840 device. Test conditions are  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $R_{pull-up} = 100\text{ k}\Omega$ ,  $C_{Load} = 50\text{ pF}$ , unless otherwise noted.




图 24. High Level Output Voltage vs  $I_{RESET}$  for TPS3840PL49




图 25. High Level Output Voltage over Temperature for TPS3840PL49




图 26. High Level Output Voltage vs  $I_{RESET}$  for TPS3840PH49




图 27. High Level Output Voltage over Temperature for TPS3840PH49




图 28. Manual Reset Logic Low Voltage Threshold over Temperature for TPS3840DLXX




图 29. Manual Reset Logic Low Voltage Threshold over Temperature for TPS3840PLXX

Typical Characteristics (接下页)

Typical characteristics show the typical performance of the TPS3840 device. Test conditions are  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $R_{pull-up} = 100\text{ k}\Omega$ ,  $C_{Load} = 50\text{ pF}$ , unless otherwise noted.




图 30. Manual Reset Logic Low Voltage Threshold over Temperature for TPS3840PHXX




图 31. Manual Reset Logic High Voltage Threshold over Temperature for TPS3840DLXX




图 32. Manual Reset Logic High Voltage Threshold over Temperature for TPS3840PLXX




图 33. Manual Reset Logic High Voltage Threshold over Temperature for TPS3840PHXX




图 34. Glitch Immunity on  $V_{IT}$  vs Overdrive (Data Taken with TPS3840PL28)




图 35. CT Pin Internal Resistance over Temperature

Typical Characteristics (接下页)

Typical characteristics show the typical performance of the TPS3840 device. Test conditions are  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $R_{pull-up} = 100\text{ k}\Omega$ ,  $C_{Load} = 50\text{ pF}$ , unless otherwise noted.




图 36. Startup Delay over Temperature




图 37. Reset Time Delay with No Capacitor over Temperature




图 38. Reset Time Delay vs Capacitor Value (Data Taken with TPS3840PL16)




图 39. Reset Time Delay vs Small Capacitor Values (Data Taken with TPS3840PL16)




图 40. Reset Time Delay vs Large Capacitor Values (Data Taken with TPS3840PL16)






图 41. Propagation Detect Time Delay for  $V_{DD}$  Falling Below  $V_{IT}$ . (High-to-Low) over Temperature

Typical Characteristics (接下页)

Typical characteristics show the typical performance of the TPS3840 device. Test conditions are  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$ ,  $R_{pull-up} = 100\text{ k}\Omega$ ,  $C_{Load} = 50\text{ pF}$ , unless otherwise noted.




## 8 Detailed Description

### 8.1 Overview

The TPS3840 is a family of wide VDD and nano-quiescent current voltage detectors with fixed threshold voltage. TPS3840 features include programmable reset time delay using external capacitor, active-low manual reset, 1% typical monitor threshold accuracy with hysteresis and glitch immunity.

Fixed negative threshold voltages ( $V_{IT-}$ ) can be factory set from 1.6 V to 4.9 V (see the [Device Comparison Table](#) for available options). TPS3840 is available in SOT-23 5 pin industry standard package.

### 8.2 Functional Block Diagram



Copyright © 2019, Texas Instruments Incorporated

### 8.3 Feature Description

#### 8.3.1 Input Voltage (VDD)

VDD pin is monitored by the internal comparator to indicate when VDD falls below the fixed threshold voltage. VDD also functions as the supply for the internal bandgap, internal regulator, state machine, buffers and other control logic blocks. Good design practice involve placing a 0.1 uF to 1 uF bypass capacitor at VDD input for noisy applications to ensure enough charge is available for the device to power up correctly.



## Feature Description (接下页)

### 8.3.1.1 VDD Hysteresis

The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the VDD pin falls below  $V_{IT-}$ , the output reset is asserted. When the voltage at the VDD pin goes above  $V_{IT-}$  plus hysteresis ( $V_{HYS}$ ) the output reset is deasserted after  $t_D$  delay.




图 44. Hysteresis Diagram

### 8.3.1.2 VDD Transient Immunity

The TPS3840 is immune to quick voltage transients or excursion on VDD. Sensitivity to transients depends on both pulse duration and overdrive. Overdrive is defined by how much VDD deviates from the specified threshold. Threshold overdrive is calculated as a percent of the threshold in question, as shown in 公式 1.

$$\text{Overdrive} = | (V_{DD} / V_{IT-} - 1) \times 100\% | \quad (1)$$




图 45. Overdrive vs Pulse Duration

### 8.3.2 User-Programmable Reset Time Delay

The reset time delay can be set to a minimum value of 50  $\mu\text{s}$  by leaving the CT pin floating, or a maximum value of approximately 6.2 seconds by connecting 10  $\mu\text{F}$  delay capacitor. The reset time delay ( $t_D$ ) can be programmed by connecting a capacitor no larger than 10  $\mu\text{F}$  between CT pin and GND.

The relationship between external capacitor ( $C_{CT\_EXT}$ ) in  $\mu\text{F}$  at CT pin and the time delay ( $t_D$ ) in seconds is given by 公式 2.

$$t_D = -\ln(0.29) \times R_{CT} \times C_{CT\_EXT} + t_D(\text{no cap}) \quad (2)$$

公式 2 is simplified to 公式 3 by plugging  $R_{CT}$  and  $t_D(\text{no cap})$  given in [Electrical Characteristics](#) section:

$$t_D = 618937 \times C_{CT\_EXT} + 50 \mu\text{s} \quad (3)$$

公式 4 solves for external capacitor value ( $C_{CT\_EXT}$ ) in units of  $\mu\text{F}$  where  $t_D$  is in units of seconds

$$C_{CT\_EXT} = (t_D - 50 \mu\text{s}) \div 618937 \quad (4)$$

The reset delay varies according to three variables: the external capacitor variance ( $C_{CT}$ ), CT pin internal resistance ( $R_{CT}$ ) provided in the [Electrical Characteristics](#) table, and a constant. The minimum and maximum variance due to the constant is shown in [Equation 5](#) and [Equation 6](#).

$$t_D(\text{minimum}) = -\ln(0.36) \times R_{CT(\text{min})} \times C_{CT(\text{min})} + t_D(\text{no cap, min}) \quad (5)$$

$$t_D(\text{maximum}) = -\ln(0.26) \times R_{CT(\text{max})} \times C_{CT(\text{max})} + t_D(\text{no cap, max}) \quad (6)$$

## Feature Description (接下页)

The recommended maximum delay capacitor for the TPS3840 is limited to 10  $\mu\text{F}$  as this ensures there is enough time for the capacitor to fully discharge when the reset condition occurs. When a voltage fault occurs, the previously charged up capacitor discharges, and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay capacitor will begin charging from a voltage above zero and the reset delay will be shorter than expected. Larger delay capacitors can be used so long as the capacitor has enough time to fully discharge during the duration of the voltage fault.

### 8.3.3 Manual Reset ( $\overline{\text{MR}}$ ) Input

The manual reset ( $\overline{\text{MR}}$ ) input allows a processor GPIO or other logic circuits to initiate a reset. A logic low on  $\overline{\text{MR}}$  with pulse duration longer than  $t_{\overline{\text{MR\_RES}}}$  will causes reset output to assert. After  $\overline{\text{MR}}$  returns to a logic high ( $V_{\overline{\text{MR\_H}}}$ ) and VDD is above  $V_{\text{IT+}}$ , reset is deasserted after the user programmed reset time delay ( $t_{\text{D}}$ ) expires.

If  $\overline{\text{MR}}$  is not controlled externally, then  $\overline{\text{MR}}$  can be left disconnected. If the logic signal controlling  $\overline{\text{MR}}$  is less than VDD, then additional current flows from VDD into  $\overline{\text{MR}}$  internally. For minimum current consumption, drive  $\overline{\text{MR}}$  to either VDD or GND.  $V_{\overline{\text{MR}}}$  should not be higher than VDD voltage.




图 46. Timing Diagram  $\overline{\text{MR}}$  and  $\overline{\text{RESET}}$  (TPS3840DL)

### 8.3.4 Output Logic

#### 8.3.4.1 $\overline{\text{RESET}}$ Output, Active-Low

$\overline{\text{RESET}}$  (Active-Low) applies to TPS3840DL (Open-Drain) and TPS3840PL (Push-Pull) hence the "L" in the device name.  $\overline{\text{RESET}}$  remains high (deasserted) as long as VDD is above the negative threshold ( $V_{\text{IT-}}$ ) and the  $\overline{\text{MR}}$  pin is floating or above  $V_{\overline{\text{MR\_H}}}$ . If VDD falls below the negative threshold ( $V_{\text{IT-}}$ ) or if  $\overline{\text{MR}}$  is driven low, then  $\overline{\text{RESET}}$  is asserted.

When  $\overline{\text{MR}}$  is again logic high or floating and VDD rise above  $V_{\text{IT+}}$ , the delay circuit will hold  $\overline{\text{RESET}}$  low for the specified reset time delay ( $t_{\text{D}}$ ). When the reset time delay has elapsed, the  $\overline{\text{RESET}}$  pin goes back to logic high voltage ( $V_{\text{OH}}$ ).

The TPS3840DL (Open-Drain) version, denoted with "D" in the device name, requires a pull-up resistor to hold  $\overline{\text{RESET}}$  pin high. Connect the pull-up resistor to the desired pull-up voltage source and  $\overline{\text{RESET}}$  can be pulled up to any voltage up to 10 V independent of the VDD voltage. To ensure proper voltage levels, give some consideration when choosing the pull-up resistor values. The pull-up resistor value determines the actual  $V_{\text{OL}}$ , the output capacitive loading, and the output leakage current ( $I_{\text{LKG(OD)}}$ ).

The Push-Pull variants (TPS3840PL and TPS3840PH), denoted with "P" in the device name, does not require a pull-up resistor

## Feature Description (接下页)

### 8.3.4.2 RESET Output, Active-High

RESET (active-high), denoted with no bar above the pin label, applies only to TPS3840PH push-pull active-high version. RESET remains low (deasserted) as long as VDD is above the threshold ( $V_{IT-}$ ) and the manual reset signal (MR) is logic high or floating. If VDD falls below the negative threshold ( $V_{IT-}$ ) or if MR is driven low, then RESET is asserted driving the RESET pin to high voltage ( $V_{OH}$ ).

When  $\overline{MR}$  is again logic high and VDD is above  $V_{IT+}$  the delay circuit will hold RESET high for the specified reset time delay ( $t_D$ ). When the reset time delay has elapsed, the RESET pin goes back to low voltage ( $V_{OL}$ )

## 8.4 Device Functional Modes

表 1 summarizes the various functional modes of the device. Logic high is represented by "H" and logic low is represented by "L".

表 1. Truth Table

VDD	$\overline{MR}$	RESET	$\overline{RESET}$
$V_{DD} < V_{POR}$	Ignored	Undefined	Undefined
$V_{POR} < V_{DD} < V_{IT-}^{(1)}$	Ignored	H	L
$V_{DD} \geq V_{IT-}$	L	H	L
$V_{DD} \geq V_{IT-}$	H	L	H
$V_{DD} \geq V_{IT-}$	Floating	L	H

(1) When  $V_{DD}$  falls below  $V_{DD(MIN)}$ , undervoltage-lockout (UVLO) takes effect and output reset is held asserted until  $V_{DD}$  falls below  $V_{POR}$ .

### 8.4.1 Normal Operation ( $V_{DD} > V_{DD(min)}$ )

When VDD is greater than  $V_{DD(min)}$ , the reset signal is determined by the voltage on the VDD pin with respect to the trip point ( $V_{IT-}$ ) and the logic state of MR.

- $\overline{MR}$  high: the reset signal corresponds to VDD with respect to the threshold voltage.
- $\overline{MR}$  low: in this mode, the reset is asserted regardless of the threshold voltage.

### 8.4.2 VDD Between VPOR and $V_{DD(min)}$

When the voltage on VDD is less than the  $V_{DD(min)}$  voltage, and greater than the power-on-reset voltage ( $V_{POR}$ ), the reset signal is asserted.

### 8.4.3 Below Power-On-Reset ( $V_{DD} < V_{POR}$ )

When the voltage on VDD is lower than  $V_{POR}$ , the device does not have enough bias voltage to internally pull the asserted output low or high and reset voltage level is undefined.

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The following sections describe in detail how to properly use this device, depending on the requirements of the final application.

### 9.2 Typical Application

#### 9.2.1 Design 1: Dual Rail Monitoring with Power-Up Sequencing

A typical application for the TPS3840 is voltage rail monitoring and power-up sequencing as shown in 图 47. The TPS3840 can be used to monitor any rail above 1.6 V. In this design application, two TPS3840 devices monitor two separate voltage rails and sequences the rails upon power-up. The TPS3840PL30 is used to monitor the 3.3-V main power rail and the TPS3840DL16 is used to monitor the 1.8-V rail provided by the LDO for other system peripherals. The RESET output of the TPS3840PL30 is connected to the ENABLE input of the LDO. A reset event is initiated on either voltage supervisor when the VDD voltage is less than  $V_{IT}$ , or when MR is driven low by an external source.




图 47. TPS3840 Voltage Rail Monitor and Power-Up Sequencer Design Block Diagram

## Typical Application (接下页)

### 9.2.1.1 Design Requirements

This design requires voltage supervision on two separate rails: 3.3-V and 1.8-V rails. The voltage rail needs to sequence upon power up with the 3.3-V rail coming up first followed by the 1.8-V rail at least 25 ms after.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Two Rail Voltage Supervision	Monitor 3.3-V and 1.8-V rails	Two TPS3840 devices provide voltage monitoring with 1% accuracy with device options available in 0.1 V variations
Voltage Rail Sequencing	Power up the 3.3-V rail first followed by 1.8-V rail 25 ms after	The CT capacitor on TPS38240PL28 is set to 0.047 $\mu$ F for a reset time delay of 29 ms typical
Output logic voltage	3.3-V Open-Drain	3.3-V Open-Drain
Maximum device current consumption	1 $\mu$ A	Each TPS3840 requires 350 nA typical

### 9.2.1.2 Detailed Design Procedure

The primary constraint for this application is choosing the correct device to monitor the supply voltage of the microprocessor. The TPS3840 can monitor any voltage between 1.6 V and 10 V and is available in 0.1 V increments. Depending on how far away from the nominal voltage rail the user wants the voltage supervisor to trigger determines the correct voltage supervisor variant to choose. In this example, the first TPS3840 triggers when the 3.3-V rail falls to 3.0 V. The second TPS3840 triggers a reset when the 1.8-V rail falls to 1.6 V. The secondary constraint for this application is the reset time delay that must be at least 25 ms to allow the microprocessor, and all other devices using the 3.3-V rail, enough time to startup correctly before the 1.8-V rail is enabled via the LDO. Because a minimum time is required, the user must account for capacitor tolerance. For applications with ambient temperatures ranging from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $C_{CT}$  can be calculated using  $R_{CT}$  and solving for  $C_{CT}$  in 公式 2. Solving 公式 2 for 25 ms gives a minimum capacitor value of 0.04  $\mu$ F which is rounded up to a standard value 0.047  $\mu$ F to account for capacitor tolerance.

A 1- $\mu$ F decoupling capacitor is connected to the VDD pin as a good analog design practice. The pull-up resistor is only required for the Open-Drain device variants and is calculated to maintain the  $\overline{\text{RESET}}$  current within the  $\pm 5$  mA limit found in the *Recommended Operating Conditions*:  $R_{\text{Pull-up}} = V_{\text{Pull-up}} \div 5 \text{ mA}$ . For this design, a standard 10-k $\Omega$  pull-up resistor is selected to minimize current draw when  $\overline{\text{RESET}}$  is asserted. Keep in mind the lower the pull-up resistor, the higher  $V_{OL}$ . The MR pin can be connected to an external signal if desired or left floating if not used due to the internal pull-up resistor to VDD.

### 9.2.1.3 Application Curves




图 48. Startup Sequence Highlighting the Delay Between 3.3V and 1.8V Rails

## 9.2.2 Design 2: Battery Voltage and Temperature Monitor

A typical application for the TPS3840 is battery voltage and temperature monitoring. The TPS3840 is offered in active-low or active-high output topologies and can operate above or below the voltage threshold meaning the device can be used as an undervoltage monitor as shown in 图 49 or overvoltage monitor as shown in 图 50. The TPS3840 can be used to monitor any rail above 1.6 V. In this design application, one TPS3840DL30 monitors the 3.3-V battery voltage rail and triggers an active-low reset fault condition if the battery voltage falls below the 3-V threshold. For overvoltage monitoring, another TPS3840DL30 monitors a 2.8-V battery and triggers a logic high at the 3-V threshold plus 100 mV hysteresis so at 3.1 V. Both applications monitor the battery temperature using TMP303, a push-pull, active-high temperature switch. A temperature fault is triggered if the battery temperature falls outside of a defined window temperature range set by the TMP303 variant chosen.




图 49. Low Battery Voltage and Window Temperature Monitoring Solution




图 50. Overvoltage and Window Temperature Monitoring Solution

### 9.2.2.1 Design Requirements

This design requires voltage and temperature supervision on a battery voltage rail and the requirements may differ depending on if undervoltage or overvoltage monitoring is required. For this design, both requirements are considered to show the flexibility of the TPS3840 device. The first application example shown in 图 49 uses TPS3840DL30, an open-drain active-low voltage supervisor to monitoring undervoltage and TMP303, a push-pull active-high window temperature switch to monitor under and over temperature. For the undervoltage application, the TPS3840DL30 is operating in the inactive logic high region so an overvoltage fault occurs when the battery voltage falls below  $V_{IT-} = 3.0$  V or when the battery temperature is outside the range from 0°C to 60°C. The second application example uses TPS3840DL30 operating in the active-low region to monitor overvoltage and TMP303 to monitor under and over temperature. For the overvoltage requirement, the fault occurs when the battery voltage rises above 3.1 V or when the battery temperature is outside the range from 0°C to 60°C.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Battery Voltage Supervision	Monitor 3.3-V battery for undervoltage condition	TPS3840 provides voltage monitoring with 1% accuracy with device options available in 0.1 V variations. TPS3840DL30 triggers a reset when VDD falls below 3 V. TPS3840PH30 triggers a reset when VDD rises above 3 V plus hysteresis setting the overvoltage threshold to 3.1 V.
	Monitor 2.8-V battery for overvoltage condition	
Battery Temperature Supervision	Monitor battery temperature between 0°C and 60°C with 1°C resolution for undervoltage design	TMP303A monitors temperature within 0°C to 60°C with 1°C resolution. Note this is a push-pull, active-high output device.
Output Topology	Undervoltage: Active-Low, Open-Drain	TPS3840 is offered in Active-Low Open-drain, Active-Low Push-Pull, and Active-High Push-Pull topologies
	Overvoltage: Active-High, Push-Pull	
Maximum device current consumption	10 $\mu$ A	TPS3840 requires 350 nA (typical) and TMP303 requires 3.5 $\mu$ A (typical)
Delay when returning from fault condition	Delay of at least 6 seconds when returning from the fault to prevent operation in fault conditions	$C_{CT} = 10 \mu\text{F}$ sets 6.18 second delay

### 9.2.2.2 Detailed Design Procedure

The primary constraint for this application is choosing the correct device to monitor the battery supply voltage. The TPS3840 can monitor any voltage between 1.6 V and 10 V and is available in 0.1 V increments. Depending on how far away from the nominal voltage rail the user wants the voltage supervisor to trigger determines the correct voltage supervisor variant to choose. In this design example, the TPS3840DL30 is chosen for both the undervoltage and overvoltage monitoring. For undervoltage monitoring, the undervoltage fault occurs when the 3.3-V rail falls to 3 V and for the overvoltage monitoring, the overvoltage fault occurs when the 2.8-V rail rises above the 3-V threshold ( $V_{IT}$ ) plus 100mV hysteresis ( $V_{HYS}$ ). It's important to note that in the undervoltage application, the TPS3840  $\overline{\text{RESET}}$  output is logic high during normal conditions whereas in the overvoltage application, the TPS3840  $\overline{\text{RESET}}$  output is logic low during normal conditions which is the reason a single device can be used for either type of monitoring depending on the logic required at the output. The opposite  $\overline{\text{RESET}}$  output logic is offered in the push-pull, active-high device TPS3840PH noted with the  $\overline{\text{RESET}}$  output. The secondary constraint for this application is the battery temperature monitoring accomplished by the TMP303A. Typical Lithium Ion battery discharge temperature range is 0°C to 60°C which is accomplished by the 'A' variante of TMP303A. The TMP303A triggers a fault to the  $\overline{\text{MR}}$  pin of the TPS3840 or directly to the battery charger whenever the temperature is outside of the temperature range. The TMP303A offers 1°C resolution to meet the high resolution requirement. Because the undervoltage monitor design uses TMP303A, a push-pull active-high output device, an additional inverter is required before the  $\overline{\text{MR}}$  pin because during normal operation, the TMP303 output is low but the  $\overline{\text{MR}}$  pin must be logic high during normal operation. If using two TPS3840 devices for both undervoltage and overvoltage monitoring on the same battery, only one single temperature monitoring device is required. The last constraint is the  $\overline{\text{RESET}}/\overline{\text{RESET}}$  time delay set by  $C_{CT}$ . For applications with ambient temperatures ranging from -40°C to +125°C,  $C_{CT}$  can be calculated using  $R_{CT}$  and solving for  $C_{CT}$  in 公式 2. By choosing a standard 10% capacitor value of 10  $\mu$ F ensures the  $\overline{\text{RESET}}/\overline{\text{RESET}}$  time delay will be at least 6 seconds. Note: active-low devices use the output label  $\overline{\text{RESET}}$  and active-high devices use the output label  $\overline{\text{RESET}}$ .

A 0.1- $\mu$ F decoupling capacitor is connected to the VDD pin as a good analog design practice. The pull-up resistor is only required for the Open-Drain device variants and is calculated to maintain the  $\overline{\text{RESET}}$  current within the  $\pm 5$  mA limit found in the [Recommended Operating Conditions](#):  $R_{\text{Pull-up}} = V_{\text{Pull-up}} \div 5 \text{ mA}$ . For this design, a 1-M $\Omega$  pull-up resistor is selected to minimize current draw when  $\overline{\text{RESET}}$  is asserted and to prevent the battery from unnecessary discharge. Keep in mind the lowering the pull-up resistor, increases  $V_{OL}$  and  $I_{OUT}$ . The  $\overline{\text{MR}}$  pin is used for a second fault condition provided by the temperature switch.

### 9.2.3 Design 3: Fast Start Undervoltage Supervisor with Level-shifted Input

A typical application for the TPS3840 is a fast startup undervoltage supervisor that operates with an input power supply higher than the recommended maximum of 10 V through the use of a resistor divider at the input as shown in 图 51. The TPS3840 can be used to monitor any rail above 1.6 V and only requires maximum 350  $\mu$ s upon startup before the device can begin monitoring a voltage. In this design application, a TPS3840 monitors a 12-V rail and triggers a reset fault condition if the voltage rail voltage drops below 10 V using a TPS3840 device with  $V_{IT}$  of 4.9 V. This design also accounts for a wide input range in the case the 12-V rail rises higher, the resistor divider is set so that the voltage at the VDD pin never exceeds 10 V. The resistor values must not be so large that the external resistor divider affects the accuracy or operation of the device. TPS3840 is available in both active-low and active-high topologies providing the flexibility to monitor undervoltage or overvoltage with either output logic. This design uses the active-low, open-drain TPS3840DL49 variant so that when the undervoltage condition occurs, that is when the voltage at VDD pin falls below the voltage threshold set by the external resistor divider, the output transitions to logic-low and can be used to flag an undervoltage condition or used to connect to the ENABLE of the next device to shut it off as a logic low on an ENABLE pin typically disables the device. In this design, the output of the TPS3840 simply connects to a MCU to flag an undervoltage condition.




图 51. Fast Start Undervoltage Supervisor with Level-shifted Input

#### 9.2.3.1 Design Requirements

This design requires voltage supervision on a 12-V power supply voltage rail with possibility of the 12-V rail rising up as high as 18 V. The undervoltage fault occurs when the power supply voltage drops below 10 V.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Power Rail Voltage Supervision	Monitor 12-V power supply for undervoltage condition, trigger a undervoltage fault at 10 V.	TPS3840 provides voltage monitoring with 1% accuracy with device options available in 0.1 V variations. The TPS3840 monitors voltages above 1.6 V.
Maximum Input Power	Operate with power supply input up to 18 V.	The TPS3840 limits VDD to 10 V but can monitor voltages higher than the maximum VDD voltage with the use of an external resistor divider.
Output logic voltage	3.3-V Open-Drain	3.3-V Open-Drain
Maximum device current consumption	35 $\mu$ A when power supply is at 18 V maximum	TPS3840 requires 350 nA (typical) and the external resistor divider will also consume current. There is a tradeoff between current consumption and voltage monitor accuracy but generally set the resistor divider to consume 100 times current into VDD.
Voltage Monitor Accuracy	Typical voltage monitor accuracy of 2.5%. This allows the voltage threshold to range between 11.75 V and 10.25 V.	The TPS3840 has 1% typical voltage monitor accuracy. By decreasing the ratio of resistor values, the resistor divider will consume more current but the accuracy will increase. The resistor tolerance also needs to be accounted for.
Delay when returning from fault condition	$\overline{\text{RESET}}$ delay of at least 200 ms when returning from a undervoltage fault.	$C_{CT} = 0.33 \mu\text{F}$ sets 204 ms delay



### 9.2.3.2 Detailed Design Procedure

The primary constraint for this application is monitoring a 12-V rail while preventing the VDD pin on TPS3840 from exceeding the recommended maximum of 10 V. This is accomplished by sizing the resistor divider so that when the 12-V rail drops to 10 V, the VDD pin for TPS3840 will be at 4.9 V which is the  $V_{IT-}$  threshold for triggering a undervoltage condition for TPS3840DL49 as shown in [公式 7](#).

$$V_{\text{rail\_trigger}} = V_{IT-} \times (R_{\text{bottom}} \div (R_{\text{top}} + R_{\text{bottom}})) \quad (7)$$

where  $V_{\text{rail\_trigger}}$  is the trigger voltage of the rail being monitored,  $V_{IT-}$  is the falling threshold on the VDD pin of TPS3840, and  $R_{\text{top}}$  and  $R_{\text{bottom}}$  are the top and bottom resistors of the external resistor divider.  $V_{IT-}$  is fixed per device variant and is 4.9 V for TPS3840DL49. Substituting in the values from [图 51](#), the undervoltage trigger threshold for the rail is set to 10.045 V.

Since the undervoltage trigger of 10 V on the rail corresponds to 4.9 V undervoltage threshold trigger of the TPS3840 device, there is plenty of room for the rail to rise up while maintaining less than 10 V on the VDD pin of the TPS3840. [公式 8](#) shows the maximum rail voltage that still meets the 10 V maximum at the VDD pin for TPS3840.

$$V_{\text{rail\_max}} = 10 \times (10,000 \div (10,500 + 10,000)) = 20.5 \text{ V} \quad (8)$$

This means the monitored voltage rail can go as high as 20.5 V and still not violate the recommended maximum for the VDD pin on TPS3840. This is useful when monitoring a voltage rail that has a wide range that may go much higher than the nominal rail voltage such as in this case with the specification that the 12-V rail can go as high as 18 V. Notice that the resistor values chosen are less than 100k $\Omega$  to preserve the accuracy set by the internal resistor divider. Good design practice recommends using a 0.1- $\mu\text{F}$  capacitor on the VDD pin and this capacitance may need to increase when using an external resistor divider.

### 9.2.4 Design 4: Voltage Monitor with Back-up Battery Switchover

A typical application for the TPS3840 is to monitor a voltage rail and switch the power to a back-up battery if the main supply is in undervoltage condition. Because systems that utilize a back-up battery tend to require low quiescent current, TPS3840 serves as the perfect solution as this device only requires 350 nA typically. The TPS3840 monitors the main power rail via the VDD pin and when the main power rail falls, the  $\overline{\text{RESET}}$  output asserts causing a switch to close on the back-up battery rail. The diodes provide an ORing logic function to prevent reverse leakage and to allow either rail to connect to the output depending on the status of the main voltage rail.




图 52. Voltage Monitor with Back-up Battery Switchover Solution

#### 9.2.4.1 Design Requirements

This design requires voltage supervision on a 5-V main supply voltage rail and when the main rail fails, switch to a back-up battery supply to prevent complete power loss in the system. The System Output must remain above 1.8 V even when the main supply completely fails. The design requires less than 500 nA of total current consumption and must prevent battery leakage when the battery is not being used. When the system is using the back-up battery and the main supply voltage rail comes back up, the system must switch back to the main power supply in less than 100  $\mu\text{s}$  to save battery power.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Main Supply Voltage Supervision	Monitor 5-V main supply for undervoltage condition. When main supply drops below 3 V, switch to back-up battery.	TPS3840 provides voltage monitoring with 1% accuracy with device options available in 0.1 V variations. This design uses TPS3840PL30 to set the undervoltage trigger at 3 V.
Back-up Battery Switchover	When undervoltage occurs on the main supply voltage rail, switch to the back-up battery.	When undervoltage occurs on the main supply rail, the PMOS switch closes allowing the back-up battery to connect to the system output. The diodes prevent reverse leakage and allow either power supply to connect to the system output.
Main Power Supply to Back-up Battery Switch Response Time	No more than 50 $\mu\text{s}$ to switch to the back-up battery when the main power supply falls to undervoltage condition.	TPS3840 provides a propagation delay for VDD falling below the undervoltage threshold ( $t_{p\_HL}$ ) of 50 $\mu\text{s}$ maximum to meet the requirement.
Back-up Battery to Main Power Supply Switch Back Response Time	Less than 100 $\mu\text{s}$ when switching from back-up battery back to main power supply when undervoltage condition is removed.	By leaving $\overline{\text{MR}}$ disconnected, the $\overline{\text{RESET}}$ delay is set to a maximum of 50 $\mu\text{s}$ to meet the requirement.
Device Current Consumption	500 nA	TPS3840 requires 350 nA (typical)
System Output Voltage	System Output must remain above 1.8 V in all cases	When the main 5-V rail is connected, the System Output will be the rail voltage minus a diode voltage drop so at least 3 V - 0.7 V ~ 2.3 V. When the voltage rail drops below 3 V, the back-up battery switches into the system and the System Output becomes the battery voltage minus a diode voltage drop so 3.3 V - 0.7 V ~ 2.6 V. The threshold at which the battery switches into the system directly depends on the TPS3840 variant chosen.

### 9.2.4.2 Detailed Design Procedure

The primary constraints for this application are choosing the correct device variant for the monitored voltage and deciding the preferred solution to switch the back-up battery in and out of the system. For this design, the TPS3840PL30 provides an active-low, push-pull output topology that turns on the PFET when the 5-V rail monitored by VDD drops to 3.0 V. The diodes logically OR the power supply with the back-up battery and prevents reverse current leakage. Using this solution, the System Output remains above 1.8 V in all circumstances unless both the 5-V rail and back-up battery fail. The System Output voltage will follow the 5-V rail minus a diode drop until the 5-V rail drops to 3 V then the back-up battery switches into the system providing 3.3 V minus a diode drop to the System Output. When the 5-V rail comes back above 3.1 V accounting for hysteresis, the PFET turns off to disconnect the back-up battery from the system. Since this design disconnects the battery when not being used, this solution maximizes battery life.

### 9.2.5 Application Curve: TPS3840EVM

These application curves are taken with the [TPS3840EVM](#). Please see the [TPS3840EVM User Guide](#) for more information.




图 53. TPS3840EVM  $\overline{\text{RESET}}$  Time Delay ( $t_D$ ) with No Capacitor



图 54. TPS3840EVM  $\overline{\text{RESET}}$  Time Delay ( $t_D$ ) with 0.01- $\mu\text{F}$  Capacitor




图 55. TPS3840EVM  $\overline{\text{RESET}}$  Time Delay ( $t_D$ ) with 1- $\mu\text{F}$  Capacitor

## 10 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range between 1.5 V and 10 V. TI recommends an input supply capacitor between the VDD pin and GND pin. This device has a 12-V absolute maximum rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient that can exceed 12 V, additional precautions must be taken.

## 11 Layout

### 11.1 Layout Guidelines

Make sure that the connection to the VDD pin is low impedance. Good analog design practice recommends placing a minimum 0.1- $\mu$ F ceramic capacitor as near as possible to the VDD pin. If a capacitor is not connected to the CT pin, then minimize parasitic capacitance on this pin so the rest time delay is not adversely affected.

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a >0.1- $\mu$ F ceramic capacitor as near as possible to the VDD pin.
- If a  $C_{CT}$  capacitor is used, place these components as close as possible to the CT pin. If the CT pin is left unconnected, make sure to minimize the amount of parasitic capacitance on the pin to <5 pF.
- Place the pull-up resistors on  $\overline{\text{RESET}}$  pin as close to the pin as possible.

### 11.2 Layout Example

The layout example in shows how the TPS3840 is laid out on a printed circuit board (PCB) with a user-defined delay.




图 56. TPS3840 Recommended Layout

## 12 器件和文档支持

### 12.1 器件命名规则

表 2 显示了如何根据器件型号来解译器件的功能

表 2. 器件命名约定

说明	命名规则	值
器件型号	TPS3840	TPS3840
型号代码 (输出拓扑)	DL	漏极开路, 低电平有效
	PH	推挽, 高电平有效
	PL	推挽, 低电平有效
检测电压选项	## (两个字符)	示例: 16 表示 1.6V 阈值
封装	DBV	SOT23-5
卷带	R	大卷带

表 3 显示了 TPS3840 的可能型号。有关所显示的其他选项的详细信息和供货情况, 请联系德州仪器 (TI); 最低订购量适用。

表 3. 器件阈值

产品			电压阈值 ( $V_{IT}$ )	迟滞 ( $V_{HYST}$ )
漏极开路, 低电平有效	推挽, 低电平有效	推挽, 高电平有效	典型值 (V)	典型值 (V)
TPS3840DL16	TPS3840PL16	TPS3840PH16	1.6	0.100
TPS3840DL17	TPS3840PL17	TPS3840PH17	1.7	0.100
TPS3840DL18	TPS3840PL18	TPS3840PH18	1.8	0.100
TPS3840DL19	TPS3840PL19	TPS3840PH19	1.9	0.100
TPS3840DL20	TPS3840PL20	TPS3840PH20	2.0	0.100
TPS3840DL21	TPS3840PL21	TPS3840PH21	2.1	0.100
TPS3840DL22	TPS3840PL22	TPS3840PH22	2.2	0.100
TPS3840DL23	TPS3840PL23	TPS3840PH23	2.3	0.100
TPS3840DL24	TPS3840PL24	TPS3840PH24	2.4	0.100
TPS3840DL25	TPS3840PL25	TPS3840PH25	2.5	0.100
TPS3840DL26	TPS3840PL26	TPS3840PH26	2.6	0.100
TPS3840DL27	TPS3840PL27	TPS3840PH27	2.7	0.100
TPS3840DL28	TPS3840PL28	TPS3840PH28	2.8	0.100
TPS3840DL29	TPS3840PL29	TPS3840PH29	2.9	0.100
TPS3840DL30	TPS3840PL30	TPS3840PH30	3.0	0.100
TPS3840DL31	TPS3840PL31	TPS3840PH31	3.1	0.100
TPS3840DL32	TPS3840PL32	TPS3840PH32	3.2	0.200
TPS3840DL33	TPS3840PL33	TPS3840PH33	3.3	0.200
TPS3840DL34	TPS3840PL34	TPS3840PH34	3.4	0.200
TPS3840DL35	TPS3840PL35	TPS3840PH35	3.5	0.200
TPS3840DL36	TPS3840PL36	TPS3840PH36	3.6	0.200
TPS3840DL37	TPS3840PL37	TPS3840PH37	3.7	0.200
TPS3840DL38	TPS3840PL38	TPS3840PH38	3.8	0.200
TPS3840DL39	TPS3840PL39	TPS3840PH39	3.9	0.200
TPS3840DL40	TPS3840PL40	TPS3840PH40	4.0	0.200
TPS3840DL41	TPS3840PL41	TPS3840PH41	4.1	0.200
TPS3840DL42	TPS3840PL42	TPS3840PH42	4.2	0.200
TPS3840DL43	TPS3840PL43	TPS3840PH43	4.3	0.200
TPS3840DL44	TPS3840PL44	TPS3840PH44	4.4	0.200

表 3. 器件阈值 (接下页)

产品			电压阈值 (V <sub>IT</sub> )	迟滞 (V <sub>HYST</sub> )
漏极开路, 低电平有效	推挽, 低电平有效	推挽, 高电平有效	典型值 (V)	典型值 (V)
TPS3840DL45	TPS3840PL45	TPS3840PH45	4.5	0.200
TPS3840DL46	TPS3840PL46	TPS3840PH46	4.6	0.200
TPS3840DL47	TPS3840PL47	TPS3840PH47	4.7	0.200
TPS3840DL48	TPS3840PL48	TPS3840PH48	4.8	0.200
TPS3840DL49	TPS3840PL49	TPS3840PH49	4.9	0.200

## 12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.3 商标

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

## 12.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3840DL16DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL16	<a href="#">Samples</a>
TPS3840DL17DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL17	<a href="#">Samples</a>
TPS3840DL18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL18	<a href="#">Samples</a>
TPS3840DL19DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL19	<a href="#">Samples</a>
TPS3840DL20DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL20	<a href="#">Samples</a>
TPS3840DL22DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL22	<a href="#">Samples</a>
TPS3840DL24DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL24	<a href="#">Samples</a>
TPS3840DL25DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL25	<a href="#">Samples</a>
TPS3840DL27DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL27	<a href="#">Samples</a>
TPS3840DL28DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL28	<a href="#">Samples</a>
TPS3840DL29DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL29	<a href="#">Samples</a>
TPS3840DL30DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL30	<a href="#">Samples</a>
TPS3840DL31DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL31	<a href="#">Samples</a>
TPS3840DL35DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL35	<a href="#">Samples</a>
TPS3840DL40DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL40	<a href="#">Samples</a>
TPS3840DL42DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL42	<a href="#">Samples</a>
TPS3840DL44DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL44	<a href="#">Samples</a>
TPS3840DL45DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL45	<a href="#">Samples</a>
TPS3840DL46DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL46	<a href="#">Samples</a>
TPS3840DL49DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	DL49	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3840PH18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH18	<a href="#">Samples</a>
TPS3840PH19DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH19	<a href="#">Samples</a>
TPS3840PH27DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH27	<a href="#">Samples</a>
TPS3840PH30DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH30	<a href="#">Samples</a>
TPS3840PH40DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH40	<a href="#">Samples</a>
TPS3840PH45DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH45	<a href="#">Samples</a>
TPS3840PH49DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PH49	<a href="#">Samples</a>
TPS3840PL16DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL16	<a href="#">Samples</a>
TPS3840PL18DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL18	<a href="#">Samples</a>
TPS3840PL20DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL20	<a href="#">Samples</a>
TPS3840PL25DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL25	<a href="#">Samples</a>
TPS3840PL26DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL26	<a href="#">Samples</a>
TPS3840PL27DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL27	<a href="#">Samples</a>
TPS3840PL28DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL28	<a href="#">Samples</a>
TPS3840PL29DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL29	<a href="#">Samples</a>
TPS3840PL30DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL30	<a href="#">Samples</a>
TPS3840PL31DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PL31	<a href="#">Samples</a>
TPS3840PL33DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL33	<a href="#">Samples</a>
TPS3840PL34DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL34	<a href="#">Samples</a>
TPS3840PL40DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL40	<a href="#">Samples</a>
TPS3840PL41DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL41	<a href="#">Samples</a>



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3840PL42DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL42	<a href="#">Samples</a>
TPS3840PL43DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL43	<a href="#">Samples</a>
TPS3840PL44DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	PL44	<a href="#">Samples</a>
TPS3840PL45DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL45	<a href="#">Samples</a>
TPS3840PL48DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	PL48	<a href="#">Samples</a>
TPS3842A010DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A010	<a href="#">Samples</a>
TPS3842A011DRLR	ACTIVE	SOT-5X3	DRL	6	4000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	A011	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS3840, TPS3842 :**

- Automotive : [TPS3840-Q1](#), [TPS3842-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3840DL16DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL16DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL17DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL17DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL18DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL19DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL19DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL20DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL22DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL24DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL24DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL25DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL27DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL28DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL29DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3840DL30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL31DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL35DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL35DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL40DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL40DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL42DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL44DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL46DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL46DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840DL49DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH18DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH19DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH19DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH27DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH27DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH40DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH40DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH49DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PH49DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL16DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL16DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL18DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL20DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL20DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL25DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL25DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL26DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL26DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL27DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL27DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL28DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL28DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL29DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3840PL30DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL31DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL33DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL34DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL34DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL40DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL41DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL42DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL42DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL43DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL43DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL44DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL45DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3840PL48DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3842A010DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3
TPS3842A011DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3840DL16DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL16DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL17DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL17DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL18DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL19DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL19DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL20DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL22DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL24DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL24DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL25DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL27DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL28DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL29DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL31DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3840DL35DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL35DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL40DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL40DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL42DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL44DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL46DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL46DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840DL49DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH18DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH19DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH19DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH27DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH27DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH27DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH40DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH40DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH49DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH49DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PH49DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL16DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL16DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL18DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL20DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL20DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL25DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL25DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL26DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL26DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL27DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL27DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL28DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL28DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL29DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL30DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL31DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL33DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL34DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3840PL34DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL40DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL41DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL42DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL42DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL43DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL43DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL44DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL45DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3840PL48DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS3842A010DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0
TPS3842A011DRLR	SOT-5X3	DRL	6	4000	210.0	185.0	35.0





# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


# DRL0006A



# PACKAGE OUTLINE

## SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



4223266/F 11/2024

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-293 Variation UAAD

# EXAMPLE BOARD LAYOUT


DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
SCALE:30X



SOLDERMASK DETAILS

4223266/F 11/2024

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.

# EXAMPLE STENCIL DESIGN

DRL0006A

SOT - 0.6 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X

4223266/F 11/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司