

TPS53315 具有集成开关转换器的 12A 降压稳压器

1 特性

- 转换输入电压范围：3V 至 15V
- VDD 输入电压范围：4.5V 至 25V
- 输出电压范围：0.6V 至 5.5V
- 5V LDO 输出
- 具有 12A 持续输出电流的集成功率 MOSFET
- 关断电流 <math>< 10 \mu\text{A}</math>
- 用于在轻负载时实现高效率的自动跳跃 Eco-mode
- 具有快速瞬态响应的 D-CAP 集成电路
- 借助外部电阻器实现的 250kHz 至 1MHz 可选开关频率
- 内置 1% 0.6V 基准
- 0.7ms、1.4ms、2.8ms 和 5.6ms 可选内部电压伺服器软启动
- 预充电启动能力
- 集成升压开关
- 通过外部电阻器实现的可调节过流限制
- 过压、欠压、UVLO 和过热保护
- 支持所有陶瓷输出电容器
- 开漏电源正常状态指示
- 带有散热焊盘的 40 引脚 VQFN 封装

2 应用

- 服务器和台式机
- 笔记本电脑
- 电信设备

3 说明

TPS53315 是一款具有集成 MOSFET 的 D-CAP 集成电路、12A 同步开关转换器。该器件用于实现易于使用、具有较少外部元件数量且采用小型封装的电源系统。

该器件支持单轨输入，具有一个 $19\text{m}\Omega$ 和一个 $7\text{m}\Omega$ 集成 MOSFET、精确的 1% 0.6V 基准以及集成升压开关。一些具有竞争力的特性包括：大于 96% 的最大效率、3V 至 15V 的宽输入电压范围、极少的外部元件数量、用于超快瞬态的 D-CAP 集成电路、可选择的自动跳跃和 PWM 操作、内部软启动控制、可调频率以及无需补偿。

转换输入电压范围为 3 V 至 15 V，电源电压范围为 4.5 V 至 25 V，输出电压范围为 0.6V 至 5.5V。


TPS53315 采用 $5\text{mm} \times 7\text{mm}$ 40 引脚 VQFN 封装，工作温度范围为 -40°C 至 85°C 。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
TPS53315	RGF (VQFN , 40)	7.00mm x 5.00mm

(1) 有关详细信息，请参阅节 10。

(2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



简化版应用



Table of Contents

1 特性	1	6.4 Device Functional Modes.....	18
2 应用	1	7 Application and Implementation	19
3 说明	1	7.1 Application Information.....	19
4 Pin Configuration and Functions	3	7.2 Typical Application.....	19
5 Specifications	5	7.3 Power Supply Recommendations.....	27
5.1 Absolute Maximum Ratings.....	5	7.4 Layout.....	28
5.2 ESD Ratings.....	5	8 Device and Documentation Support	30
5.3 Recommended Operating Conditions.....	5	8.1 接收文档更新通知.....	30
5.4 Thermal Information.....	6	8.2 支持资源.....	30
5.5 Electrical Characteristics.....	6	8.3 Trademarks.....	30
5.6 Typical Characteristics.....	8	8.4 静电放电警告.....	30
6 Detailed Description	12	8.5 术语表.....	30
6.1 Overview.....	12	9 Revision History	30
6.2 Functional Block Diagram.....	13	10 Mechanical, Packaging, and Orderable Information	30
6.3 Feature Description.....	13		

4 Pin Configuration and Functions




图 4-1. RGF Package 40-Pin VQFN With Exposed Thermal Pad Top View

表 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
EN	36	I	Enable pin
GND1	1	G	GND for controller
GND2	4	G	GND for half-bridge
LL	16	B	Output of converted power; connect this pin to the output inductor.
	17		
	18		
	19		
	20		
	21		
	22		
	23		
	24		
LL	25		
	26		
	27		
	28		
	29		
MODE	39	I	Soft-start and skip/CCM selection; connect a resistor to select soft-start time using 表 6-2. The soft-start time is detected and stored into internal register during start-up.

表 4-1. Pin Functions (续)

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
N/C	29		No connection
	31		
	33		
	34		
PGOOD	32	O	Open drain power good flag provides a 1-ms start up delay after the VFB pin voltage falls within specified limits. When the VFB pin voltage goes outside the specified limits, the PGOOD pin goes low within 10 μ s.
PGND	2	G	Power GND
	5		
	6		
	7		
	8		
	9		
RF	38	I	Switching frequency selection. Connect a resistance to GND or VREG to select switching frequency using 表 6-1. The switching frequency is detected and stored during the startup.
TRIP	35	I	OCL detection threshold setting pin, 10 μ A at room temperature, 4700 ppm/ $^{\circ}$ C current is sourced and set the OCL trip voltage as follows: $V_{OCL} = V_{TRIP}/8 \quad (V_{TRIP} \leq 1.2 \text{ V}, V_{OCL} \leq 150 \text{ mV})$
VBST	30	P	Supply input for high-side FET gate driver (boost terminal); connect capacitor from this pin to LL-node. Internally connected to the VREG pin through bootstrap MOSFET switch.
VDD	40	P	Controller power supply input
VFB	37	I	Output feedback input; connect this pin to V_{OUT} through a resistor divider.
VIN	11	P	Conversion power input
	12		
	13		
	14		
	15		
VREG	3	P	5-V LDO output

(1) I = Input, O = Output, B = Bidirectional, G = Ground, P = Supply

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
Input voltage	VIN (main supply)	- 0.3	17	V	
	VDD	- 0.3	28		
	VBST	- 0.3	24		
	VBST(with respect to LL)	- 0.3	7		
	EN, TRIP, VFB, RF, MODE	- 0.3	7		
Output voltage	LL	DC	- 1	23	V
		Pulse < 20 ns, E = 5 μ J		- 7	
	PGOOD, VREG		- 0.3	7	
	PGND		- 0.3	0.3	
Source/sink current	VBST		50	mA	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds			300	°C	
Operating free-air temperature, T _A			- 40	85	°C
Junction temperature, T _J			- 40	150	°C
Storage temperature, T _{stg}			- 55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Input voltage	VIN (main supply)	3		15	V
	VDD	4.5		25	
	VBST	4.5		21	
	VBST(with respect to LL)	4.5		6.5	
	EN, TRIP, VFB, RF, MODE	- 0.1		6.5	
Output voltage	LL	- 0.8		15	V
	PGOOD, VREG		- 0.1	6.5	
Source/sink current	VBST			50	mA
Junction temperature, T _J		- 40		125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS53315	UNIT
		RGF (VQFN)	
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	35.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	23.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.1	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	10.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.8	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

5.5 Electrical Characteristics

over recommended free-air temperature range, $V_{DD} = 12\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE AND SUPPLY CURRENT						
V_{VIN}	VIN pin power conversion input voltage		3		15	V
V_{DD}	Supply input voltage		4.5		25	V
$I_{VIN(leak)}$	VIN pin leakage current	$V_{EN} = 0\text{ V}$			1	μA
I_{VDD}	VDD supply current	VDD current, $T_A = 25^\circ\text{C}$, No Load, $V_{EN} = 5\text{ V}$, $V_{VFB} = 0.630\text{ V}$		420	590	μA
I_{VDDSDN}	VDD shutdown current	VDD current, $T_A = 25^\circ\text{C}$, No Load, $V_{EN} = 0\text{ V}$			10	μA
INTERNAL REFERENCE VOLTAGE						
V_{VFB}	VFB regulation voltage	VFB voltage, CCM condition ⁽¹⁾		0.6000		V
		$T_A = 25^\circ\text{C}$	0.597	0.600	0.603	V
		$T_A = 0^\circ\text{C}$ to 85°C	0.5952	0.600	0.6048	
		$T_A = -40^\circ\text{C}$ to 85°C	0.594	0.600	0.606	
I_{VFB}	VFB input current	$V_{VFB} = 0.630\text{ V}$, $T_A = 25^\circ\text{C}$		0.002	0.2	μA
LDO OUTPUT						
V_{VREG}	LDO output voltage	$0\text{ mA} \leq I_{VREG} \leq 30\text{ mA}$	4.77	5.0	5.35	V
I_{VREG}	LDO output current ⁽¹⁾	Maximum current allowed from LDO			30	mA
V_{DO}	LDO drop out voltage	$V_{DD} = 4.5\text{ V}$, $I_{VREG} = 30\text{ mA}$			295	mV
BOOT STRAP SWITCH						
V_{FBST}	Forward voltage	$V_{VREG-VBST}$, $I_F = 10\text{ mA}$, $T_A = 25^\circ\text{C}$		0.1	0.2	V
I_{VBSTLK}	VBST leakage current	$V_{VBST} = 23\text{ V}$, $V_{LL} = 17\text{ V}$, $T_A = 25^\circ\text{C}$		0.01	1.5	μA
DUTY AND FREQUENCY CONTROL						
$t_{OFF(min)}$	Minimum off time	$T_A = 25^\circ\text{C}$	150	260	400	ns
$t_{ON(min)}$	Minimum on time	$V_{VIN} = 17\text{ V}$, $V_{OUT} = 0.6\text{ V}$, $R_{RF} = 0\ \Omega$ to V_{REG} , $T_A = 25^\circ\text{C}$ ⁽¹⁾		35		
SOFTSTART						
t_{SS}	Internal SS time from $V_{OUT} = 0$ to $V_{OUT} = 95\%$	$R_{MODE} = 39\text{ k}\Omega$		0.7		ms
		$R_{MODE} = 100\text{ k}\Omega$		1.4		
		$R_{MODE} = 200\text{ k}\Omega$		2.8		
		$R_{MODE} = 470\text{ k}\Omega$		5.6		

5.5 Electrical Characteristics (续)

over recommended free-air temperature range, $V_{DD} = 12\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWERGOOD						
V_{THPG}	PG threshold	PG in from lower	92.5%	96%	98.5%	
		PG in from higher	107.5%	110%	112.5%	
		PG hysteresis	2.5%	5%	7.8%	
R_{PG}	PG transistor on-resistance		15	30	55	Ω
t_{PGDEL}	PG Delay after soft-start		0.8	1	1.2	ms
LOGIC THRESHOLD AND SETTING CONDITIONS						
V_{EN}	EN voltage threshold	Enable	1.8			V
		Disable			0.6	
I_{EN}	EN input current	$V_{EN} = 5\text{ V}$			1	μA
f_{SW}	Switching frequency	$R_{RF} = 0\ \Omega$ to GND, $T_A = 25^\circ\text{C}^{(2)}$	200	250	300	kHz
		$R_{RF} = 187\text{ k}\Omega$ to GND, $T_A = 25^\circ\text{C}^{(2)}$	250	300	350	
		$R_{RF} = 619\text{ k}\Omega$ to GND, $T_A = 25^\circ\text{C}^{(2)}$	350	400	450	
		$R_{RF} = \text{Open}$, $T_A = 25^\circ\text{C}^{(2)}$	450	500	550	
		$R_{RF} = 866\text{ k}\Omega$ to VREG, $T_A = 25^\circ\text{C}^{(2)}$	580	650	720	
		$R_{RF} = 309\text{ k}\Omega$ to VREG, $T_A = 25^\circ\text{C}^{(2)}$	670	750	820	
		$R_{RF} = 124\text{ k}\Omega$ to VREG, $T_A = 25^\circ\text{C}^{(2)}$	770	850	930	
		$R_{RF} = 0\ \Omega$ to VREG, $T_A = 25^\circ\text{C}^{(2)}$	880	970	1070	
PROTECTION: CURRENT SENSE						
I_{TRIP}	TRIP source current	$V_{TRIP} = 1\text{ V}$, $T_A = 25^\circ\text{C}$	9.4	10.0	10.6	μA
TC_{ITRIP}	TRIP current temperature coefficient	On the basis of $25^\circ\text{C}^{(3)}$		4700		ppm/ $^\circ\text{C}$
V_{TRIP}	Current limit threshold setting range	$V_{TRIP-GND}$ voltage	0.2		1.2	V
V_{OCL}	Current limit threshold	$V_{TRIP} = 1.2\text{ V}$	140	150	160	mV
		$V_{TRIP} = 0.2$	19	26	33	
V_{OCLN}	Negative current limit threshold	$V_{TRIP} = 1.2\text{ V}$	-160	-150	-140	mV
		$V_{TRIP} = 0.2\text{ V}$	-33	-26	-19	
V_{AZCADJ}	Auto zero cross adjustable range	Positive	3	15		mV
		Negative		-15	-3	
PROTECTION: UVP and OVP						
V_{OVP}	OVP trip threshold	OVP detect	115%	120%	125%	
t_{OVPDEL}	OVP propagation delay time	VFB delay with 50-mV overdrive		1		μs
V_{UVP}	Output UVP trip threshold time	UVP detect	65%	70%	75%	
t_{UVPDEL}	Output UVP propagation delay time		0.8	1	1.2	ms
t_{UVPEN}	Output UVP enable delay time	from EN to UVP workable, $R_{MODE} = 39\text{ k}\Omega$	2.0	2.6	3.2	ms
UVLO						
V_{UVVREG}	VREG UVLO threshold	Wake up	4.00	4.20	4.32	V
		Hysteresis		0.25		
THERMAL SHUTDOWN						
T_{SDN}	Thermal shutdown threshold	Shutdown temperature ⁽³⁾		145		$^\circ\text{C}$
		Hysteresis ⁽³⁾		10		

(1) Specified by design. Not production tested.

(2) Not production tested. Test condition is $V_{IN} = 12\text{ V}$, $V_{OUT} = 1.1\text{ V}$, $I_{OUT} = 5\text{ A}$ using application circuit shown in 图 7-1.

(3) Specified by design. Not production tested.

5.6 Typical Characteristics

Inductor Values: IN06155: 1 μ H, 2.3 m Ω , HCB1175-501: 0.5 μ H, 0.29 m Ω




图 5-1. VDD Supply Current vs Temperature




图 5-2. VDD Shutdown Current vs Temperature




图 5-3. OVP/UVP Trip Threshold vs Temperature




图 5-4. Trip Pin Current vs Temperature




图 5-5. Frequency vs Temperature ($f_{SET} = 300$ kHz)




图 5-6. Frequency vs Temperature ($f_{SET} = 500$ kHz)

5.6 Typical Characteristics (continued)

Inductor Values: IN06155: 1 μ H, 2.3 m Ω , HCB1175-501: 0.5 μ H, 0.29 m Ω




图 5-7. Frequency vs Temperature ($f_{SET} = 750$ kHz)




图 5-8. Frequency vs Temperature ($f_{SET} = 1$ MHz)




图 5-9. Switching Frequency vs Output Voltage




图 5-10. Output Voltage vs Output Current




图 5-11. Output Voltage vs Input Voltage




图 5-12. Efficiency vs Output Current, Inductor: IN06155

5.6 Typical Characteristics (continued)

Inductor Values: IN06155: 1 μ H, 2.3 m Ω , HCB1175-501: 0.5 μ H, 0.29 m Ω




图 5-13. Efficiency vs Output Current




图 5-14. Efficiency vs Output Current




图 5-15. Efficiency vs Output Current






图 5-16. Efficiency vs Output Current

5.6 Typical Characteristics (continued)

Inductor Values: IN06155: 1 μ H, 2.3 m Ω , HCB1175-501: 0.5 μ H, 0.29 m Ω




6 Detailed Description

6.1 Overview

The TPS53315 is a high-efficiency, single channel, synchronous buck converter designed for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP integrated circuit combined with an adaptive on-time architecture. This combination is designed for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 3 V up to 15 V. The D-CAP integrated circuit uses the ESR of the output capacitors to sense the device current. One advantage of this control scheme is that this control scheme does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or the VREG pin. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

The TPS53315 has a MODE pin to select between auto-skip mode and forced continuous conduction mode (FCCM) for light load conditions. The MODE pin also sets the selectable soft-start time ranging from 0.7 ms to 5.6 ms.

6.2 Functional Block Diagram



UDG-10200

6.3 Feature Description

6.3.1 D-CAP™ Integrated Circuit with Adaptive On-Time

The TPS53315 does not have a dedicated oscillator to determine switching frequency. However, the device operates with pseudo-constant frequency by feed-forwarding the input and output voltages into the on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage and

proportional to the output voltage $\left(t_{ON} \propto \frac{V_{OUT}}{V_{IN}} \right)$.


This makes the switching frequency fairly constant in steady state conditions over a wide input voltage range. The switching frequency is selectable from eight preset values by a resistor connected between the RF pin and GND or between the RF pin and the VREG pin as shown in 表 6-1. Leaving the resistance open sets the switching frequency to 500 kHz.

表 6-1. Resistor and Switching Frequency

RESISTOR (R_{RF}) CONNECTIONS	SWITCHING FREQUENCY (kHz)
0 Ω to GND	250
187 k Ω to GND	300
619 k Ω to GND	400
Open	500
866 k Ω to VREG	600
309 k Ω to VREG	750
124 k Ω to VREG	850
0 Ω to VREG	970

The off-time is modulated by a PWM comparator. The VFB node voltage (the mid-point of resistor divider) is compared to the internal 0.6-V reference voltage added with a ramp signal. When the signal values match, the PWM comparator asserts a set signal to terminate the off-time (turn off the low-side MOSFET and turn on high-side MOSFET). The set signal is valid if the inductor current level is below the OCP threshold, otherwise the off-time is extended until the current level falls below the threshold.

图 6-1 和 图 6-2 show two on-time control schemes.



6.3.2 Small Signal Model

From small-signal loop analysis, a buck converter using D-CAP integrated circuit can be simplified as shown in 图 6-3.




图 6-3. Simplified Modulator Model

The output voltage is compared with the internal reference voltage (ramp signal is ignored here for simplicity). The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator can be assumed high enough to keep the voltage at the beginning of each on-cycle substantially constant.

$$H(s) = \frac{1}{s \times ESR \times C_{OUT}} \quad (1)$$

For the loop stability, the 0 dB frequency, f_0 , defined in 方程式 2 must be lower than $\frac{1}{4}$ of the switching frequency.

$$f_0 = \frac{1}{2\pi \times ESR \times C_{OUT}} \leq \frac{f_{SW}}{4} \quad (2)$$

According to 方程式 2, the loop stability of D-CAP integrated circuit modulator is mainly determined by the capacitor chemistry. For example, specialty polymer capacitors (SP-CAP) have C_{OUT} on the order of several 100 μF and ESR in range of 10 $\text{m}\Omega$. These makes f_0 on the order of 100 kHz or less and the loop is stable. However, ceramic capacitors have an f_0 at more than 700 kHz, and need special care when used with this modulator. An application circuit using ceramic capacitors is described in 节 7.2.2.3 section.

6.3.3 Ramp Signal

The TPS53315 adds a ramp signal to the 0.6-V reference to improve jitter performance. The feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the signal-to-noise ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jittery and more stable. The ramp signal is controlled to start with -7 mV at the beginning of an on-cycle and becomes 0 mV at the end of an off-cycle in steady state.

6.3.4 Auto-Skip Eco-mode Light Load Operation

While the MODE pin is pulled low through R_{MODE} , the TPS53315 automatically reduces the switching frequency at light-load conditions to maintain high efficiency. Detailed operation is described as follows. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The synchronous MOSFET is turned off when this zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode (DCM). The on-time is maintained as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light-load operation $I_{OUT(LL)}$ (that is, the threshold between continuous and discontinuous conduction mode) can be calculated as shown in [方程式 3](#).

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (3)$$

where

- f_{SW} is the PWM switching frequency

Switching frequency versus output current in the light load condition is a function of L , V_{IN} and V_{OUT} , but it decreases almost proportionally to the output current from the $I_{OUT(LL)}$ given in [方程式 3](#). For example, it is 60 kHz at $I_{OUT(LL)}/5$ if the frequency setting is 300 kHz.

6.3.5 Adaptive Zero Crossing

The TPS53315 has an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off timing and compensates inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. It prevents SW-node swing-up caused by postponed detection and minimizes diode conduction period caused by premature detection. As a result, better light-load efficiency is delivered.

6.3.6 Forced Continuous Conduction Mode

When the MODE pin is tied to PGOOD through a resistor, the controller keeps continuous conduction mode (CCM) during light-load conditions. In this mode, the switching frequency is maintained over the entire load range which is designed for applications needing tight control of the switching frequency at a cost of lower efficiency.

6.3.7 Power Good

The TPS53315 has power-good output that indicates high when switcher output is within the target. The power-good function is activated after soft-start has finished. If the output voltage becomes within +10% or - 5% of the target value, internal comparators detect the power-good state and the power-good signal becomes high after a 1-ms internal delay. If the output voltage goes outside of +15% or - 10% of the target value, the power-good signal becomes low after two microsecond (2- μ s) internal delay. The power-good output is an open drain output and must be pulled up externally.

For the PGOOD logic to be valid, the VDD input must be higher than 1 V. To avoid invalid PGOOD logic before the TPS53315 is powered up, TI recommends the PGOOD be pulled to VREG (either directly or through a resistor divider) because VREG remains low when the device is off.

6.3.8 Current Sense and Overcurrent Protection

TPS53315 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the *OFF* state and the controller maintains the *OFF* state during the period in that the inductor current is larger than the overcurrent trip level. To provide both good accuracy and cost effective solution, TPS53315 supports temperature compensated MOSFET $R_{DS(on)}$ sensing. The TRIP pin must be connected to GND through the trip voltage setting resistor, R_{TRIP} . The TRIP pin sources I_{TRIP} current, which is 10 μ A typically at room temperature, and the trip level is set to the OCL trip voltage V_{TRIP} as shown in [方程式 4](#).

$$V_{TRIP} \text{ (mV)} = R_{TRIP} \text{ (k}\Omega\text{)} \times I_{TRIP} \text{ (\mu A)} \quad (4)$$

The inductor current is monitored by the voltage between the GND pin and the SW pin so that the SW pin must be connected to the drain terminal of the low-side MOSFET properly. I_{TRIP} has 4700 ppm/ $^{\circ}$ C temperature slope to compensate the temperature dependency of the $R_{DS(on)}$. The GND pin is used as the positive current sensing node. The GND pin must be connected to the proper current sensing device, (for example, the source terminal of the low-side MOSFET.)

As the comparison is done during the *OFF* state, V_{TRIP} sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold, I_{OCP} , can be calculated as shown in [方程式 5](#).

$$I_{OCP} = \frac{V_{TRIP}}{(8 \times R_{DS(on)})} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{(8 \times R_{DS(on)})} + \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (5)$$

In an overcurrent condition, the current to the load exceeds the current to the output capacitor, therefore the output voltage tends to decrease. Eventually, it crosses the undervoltage protection threshold and shuts down. After a hiccup delay (16 ms with 0.7-ms sort-start), the controller restarts. If the overcurrent condition remains, the procedure is repeated and the device enters hiccup mode.

During CCM, the negative current limit (NCL) protects the internal FET from carrying too much current. The NCL detect threshold is set as the same absolute value as positive OCL but negative polarity. Note that the threshold continues to represent the valley value of the inductor current.

6.3.9 Overvoltage and Undervoltage Protection

The TPS53315 monitors a resistor divided feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, TPS53315 latches OFF both high-side and low-side MOSFETs drivers. The controller restarts after a hiccup delay (16 ms with 0.7-ms soft-start). This function is enabled 1.5 ms after the soft-start is completed.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and latches ON the low-side MOSFET driver. The output voltage decreases. If the output voltage reaches the UV threshold, then both high-side MOSFET and low-side MOSFET driver is OFF and the device restarts after a hiccup delay. If the OV condition remains, both high-side MOSFET and low-side MOSFET driver remains OFF until the OV condition is removed.

6.3.10 UVLO Protection

The TPS53315 uses VREG undervoltage lockout protection (UVLO). When the VREG voltage is lower than the UVLO threshold voltage, the switch mode power supply shuts off. This is a non-latch protection.

6.3.11 Thermal Shutdown

TPS53315 includes a temperature monitoring feature. If the temperature exceeds the threshold value (typically 145 $^{\circ}$ C), TPS53315 shuts off. When the temperature falls approximately 10 $^{\circ}$ C below the threshold value, the device turns on again. This is a non-latch protection.

6.4 Device Functional Modes

6.4.1 Enable and Soft Start

When the EN pin voltage rises above the enable threshold voltage (typically 1.2 V), the controller enters the start-up sequence. The internal LDO regulator starts immediately and regulates to 5 V at the VREG pin. The controller then uses the first 250 μ s to calibrate the switching frequency setting resistance attached to the RF pin and stores the switching frequency code in internal registers. However, switching is inhibited during this phase. In the second phase, an internal DAC starts ramping up the reference voltage from 0 V to 0.6 V. Depending on the MODE pin setting, the ramping up time varies from 0.7 ms to 5.6 ms. Smooth and constant ramp-up of the output voltage is maintained during start-up regardless of load current.

表 6-2. Soft-Start and MODE

MODE SELECTION	ACTION	SOFT-START TIME (ms)	R _{MODE} (k Ω)
Auto Skip	Pull down to GND	0.7	39
		1.4	100
		2.8	200
		5.6	475
Forced CCM ⁽¹⁾	Connect to PGOOD	0.7	39
		1.4	100
		2.8	200
		5.6	475

(1) The device transitions into FCCM after the PGOOD pin goes high.

7.2.1.1 Design Requirements

表 7-1 lists the design requirements for the typical application.

表 7-1. Design Parameters

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CHARACTERISTICS					
V_{IN}	Voltage range	8	12	14	V
I_{MAX}	Maximum Input current	$V_{IN} = 8\text{ V}, I_{OUT} = 12\text{ A}$		1.4	A
	No load input current	$V_{IN} = 14\text{ V}, I_{OUT} = 0\text{ A}$ with auto-skip mode		1	mA
OUTPUT CHARACTERISTICS					
V_{OUT}	Output voltage			1.5	V
	Output voltage regulation	Line regulation, $8\text{ V} \leq V_{IN} \leq 15\text{ V}$		0.1%	
		Load regulation, $V_{IN} = 12\text{ V}, 0\text{ A} \leq I_{OUT} \leq 12\text{ A}$ with FCCM		0.2%	
V_{RIPPLE}	Output voltage ripple	$V_{IN} = 12\text{ V}, I_{OUT} = 12\text{ A}$ with FCCM		20	mV _{PP}
I_{LOAD}	Output load current	0		12	A
I_{OCP}	Output overcurrent threshold		15		A
t_{SS}	Soft-start time		1.4		ms
SYSTEMS CHARACTERISTICS					
f_{SW}	Switching frequency		500		kHz
η	Peak efficiency	$V_{IN} = 12\text{ V}, V_{OUT} = 1.1\text{ V}, I_{OUT} = 6\text{ A}$		85.07%	
	Full load efficiency	$V_{IN} = 12\text{ V}, V_{OUT} = 1.1\text{ V}, I_{OUT} = 12\text{ A}$		80.23%	
T_A	Operating temperature		25		°C

7.2.1.2 Detailed Design Procedure

Refer to the 节 7.2.2.3 section for guidelines for this design with all ceramic output capacitors.

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

7.2.1.2.1 Step 1: Select Operation Mode and Soft-Start Time

Select operation mode and soft-start time using 表 6-2.

7.2.1.2.2 Step 2: Select Switching Frequency

Select the switching frequency from 250 kHz to 1 MHz using 表 6-1.

7.2.1.2.3 Step 3: Select the Inductance

The inductance value must be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps make sure of stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by 方程式 6.

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in 方程式 7.

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{(V_{IN(max)} - V_{OUT}) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{(V_{IN(max)} - V_{OUT}) \times V_{OUT}}{V_{IN(max)}} \quad (6)$$

$$I_{\text{IND(peak)}} = \frac{V_{\text{TRIP}}}{8 \times R_{\text{DS(on)}}} + \frac{1}{L \times f_{\text{SW}}} \times \frac{(V_{\text{IN(max)}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} \quad (7)$$

7.2.1.2.4 Step 4: Select Output Capacitors

When organic semiconductor capacitors or specialty polymer capacitors are used, for loop stability, capacitance and ESR must satisfy 方程式 2. For jitter performance, 方程式 8 is a good starting point to determine ESR.

$$\text{ESR} = \frac{V_{\text{OUT}} \times 10\text{mV} \times (1-D)}{0.6\text{V} \times I_{\text{IND(ripple)}}} = \frac{10\text{mV} \times L \times f_{\text{SW}}}{0.6\text{V}} = \frac{L \times f_{\text{SW}}}{60} (\Omega) \quad (8)$$

where

- D is the duty factor
- the required output ripple slope is approximately 10 mV per t_{SW} (switching period) in terms of VFB terminal voltage

7.2.1.2.5 Step 5: Determine the Voltage-Divider Resistance (R1 and R2)

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in the 节 6.3.2 section. R1 is connected between VFB pin and the output, and R2 is connected between the VFB pin and GND. The recommended R2 value is between 1 k Ω and 20 k Ω . Determine R1 using 图 6-3.

$$R1 = \frac{V_{\text{OUT}} - \frac{I_{\text{IND(ripple)}} \times \text{ESR}}{2} - 0.6}{0.6} \times R2 \quad (9)$$

7.2.1.2.6 Step 6: Select the Overcurrent Resistance (R_{TRIP})


The overcurrent setting resistor, R_{TRIP}, can be determined by 方程式 10.

$$R_{\text{TRIP}}(\text{k}\Omega) = \frac{\left(I_{\text{OCP}} - \left(\frac{1}{2 \times L \times f_{\text{SW}}} \right) \times \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN}}} \right) \times 8 \times R_{\text{DS(on)}}(\text{m}\Omega)}{I_{\text{TRIP}}(\mu\text{A})} \quad (10)$$


where

- I_{TRIP} is the TRIP pin sourcing current (10 μA)
- R_{DS(on)} is the thermally compensated on-time resistance value of the low-side MOSFET which is 7 m Ω

7.2.1.3 Application Curves



7.2.2 Typical Application Circuit Diagram With Ceramic Output Capacitors



7.2.2.1 Design Requirements

表 7-2 lists the design requirements for the typical application with ceramic output capacitors.

表 7-2. Design Parameters

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CHARACTERISTICS						
V _{IN}	Voltage range		8	12	14	V
I _{MAX}	Maximum Input current	V _{IN} = 8 V, I _{OUT} = 12 A		1.4		A
	No load input current	V _{IN} = 14 V, I _{OUT} = 0 A with auto-skip mode		1		mA
OUTPUT CHARACTERISTICS						
V _{OUT}	Output voltage			1.5		V
	Output voltage regulation	Line regulation, 8 V ≤ V _{IN} ≤ 15 V		0.1%		
		Load regulation, V _{IN} = 12 V, 0 A ≤ I _{OUT} ≤ 12 A with FCCM			0.2%	
V _{RIPPLE}	Output voltage ripple	V _{IN} = 12 V, I _{OUT} = 12 A with FCCM		20		mV _{PP}
I _{LOAD}	Output load current		0		12	A
I _{OC}	Output overcurrent threshold			15		A
t _{SS}	Soft-start time			1.4		ms
SYSTEMS CHARACTERISTICS						
f _{SW}	Switching frequency			500		kHz
η	Peak efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 6 A		85.07%		
	Full load efficiency	V _{IN} = 12 V, V _{OUT} = 1.1 V, I _{OUT} = 12 A		80.23%		
T _A	Operating temperature			25		°C

7.2.2.2 Detailed Design Procedure

Refer to the 节 7.2.2.3 section for guidelines for this design with all ceramic output capacitors.

The external components selection is a simple process when using organic semiconductors or special polymer output capacitors.

7.2.2.2.1 Step 1: Select Operation Mode and Soft-Start Time

Select operation mode and soft-start time using 表 6-2.

7.2.2.2.2 Step 2: Select Switching Frequency

Select the switching frequency from 250 kHz to 1 MHz using 表 6-1.

7.2.2.2.3 Step 3: Select the Inductance

The inductance value must be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps make sure of stable operation, but increases inductor core loss. Using 1/3 ripple current to maximum output current ratio, the inductance can be determined by 方程式 6.

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in 方程式 7.

$$L = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{(V_{IN(max)} - V_{OUT}) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{OUT(max)} \times f_{SW}} \times \frac{(V_{IN(max)} - V_{OUT}) \times V_{OUT}}{V_{IN(max)}} \quad (11)$$

$$I_{IND(peak)} = \frac{V_{TRIP}}{8 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{(V_{IN(max)} - V_{OUT}) \times V_{OUT}}{V_{IN(max)}} \quad (12)$$

7.2.2.2.4 Step 4: Select Output Capacitance for Ceramic Capacitors

Refer to the [§ 7.2.2.3](#) section to select external components because ceramic output capacitors are used in this design.

7.2.2.2.5 Step 5: Select the Overcurrent Setting Resistance (R_{TRIP})

$$R_{TRIP}(k\Omega) = \frac{\left(I_{OCP} - \left(\frac{1}{2 \times L \times f_{SW}} \right) \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \right) \times 8 \times R_{DS(on)}(m\Omega)}{I_{TRIP}(\mu A)} \quad (13)$$

where

- I_{TRIP} is the TRIP pin sourcing current (10 μA)
- $R_{DS(on)}$ is the thermally compensated on-time resistance value of the low-side MOSFET which is 7 m Ω

7.2.2.3 External Component Selection When Using All Ceramic Output Capacitors

When a ceramic output capacitor is used, the stability criteria in [方程式 2](#) cannot be satisfied. The ripple injection approach as shown in [图 7-4](#) is implemented to increase the ripple on the VFB pin and make the system stable. In addition to the selections made using [§ 7.2.2.2.1](#) through [§ 7.2.2.2.5](#), use the information in the [§ 7.2.2.3](#) section to select the ripple injection components. The C2 value can be fixed at 1 nF. Select a value for C1 between 10 nF and 200 nF.

$$\frac{L \times C_{OUT}}{R7 \times C1} > N \times \frac{t_{ON}}{2} \quad (14)$$

where

- N is the coefficient to account for L and C_{OUT} variation.

N is also used to provide enough margin for stability. TI recommends $N = 2$ for $V_{OUT} \leq 1.8$ V and $N = 4$ for $V_{OUT} \geq 3.3$ V or when $L \leq 250$ nH. The higher V_{OUT} needs a higher N value because the effective output capacitance is reduced significantly with higher DC bias. For example, a 6.3-V, 22- μF ceramic capacitor can have only 8 μF of effective capacitance when biased at 5 V.

Because the VFB pin voltage is regulated at the valley, the increased ripple on the VFB pin causes the increase of the VFB DC value. The AC ripple coupled to the VFB pin has two components, one coupled from SW node and the other coupled from the VOUT pin and they can be calculated using [方程式 15](#) and [方程式 16](#) when neglecting the output voltage ripple caused by equivalent series inductance (ESL).

$$V_{INJ_SW} = \frac{V_{IN} - V_{OUT}}{R7 \times C1} \times \frac{D}{f_{SW}} \quad (15)$$

$$V_{INJ_OUT} = ESR \times I_{IND(ripple)} + \frac{I_{IND(ripple)}}{8 \times C_{OUT} \times f_{SW}} \quad (16)$$

TI recommends that V_{INJ_SW} to be less than 50 mV. If the calculated V_{INJ_SW} is higher than 50 mV, then other parameters must be adjusted to reduce it. For example, C_{OUT} can be increased to satisfy [方程式 14](#) with a higher R7 value, thereby reducing V_{INJ_SW} .

The DC voltage at the VFB pin can be calculated by [方程式 17](#):

$$V_{VFB} = 0.6 + \frac{V_{INJ_SW} + V_{INJ_OUT}}{2} \quad (17)$$

And the resistor divider value can be determined by [方程式 18](#):

$$R1 = \frac{V_{OUT} - V_{VFB}}{V_{VFB}} \times R2 \quad (18)$$

7.2.2.4 Application Curves




图 7-5. Start-Up




图 7-6. Prebias Start-Up




图 7-7. Turn-Off




图 7-8. UVLO Start-Up




图 7-9. 1.1-V Output FCCM Steady-State Operation




图 7-10. 1.1-V Output Skip Mode Steady-State Operation




图 7-11. CCM to DCM Transition




图 7-12. DCM to CCM Transition




图 7-13. FCCM Load Transient




图 7-14. Skip Mode Load Transient




图 7-15. Overcurrent Protection




图 7-16. Overtemperature Protection

7.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3 V and 15 V (4.5-V to 25-V biased). This input supply must be well regulated. Proper bypassing of input supplies and internal regulators is

also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in the [7.4](#) section.

7.4 Layout

7.4.1 Layout Guidelines

Certain points must be considered before starting a layout work using the TPS53315.

- Place the power components (including input, output capacitors, inductor and TPS53315) on one side of the PCB (solder side). Place other small signal components on another side (component side). At least one inner plane must be inserted, connected to ground, to shield and isolate the small signal traces from noisy power lines.
- Place all sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE and RF away from high-voltage switching nodes such as LL, VBST to avoid coupling. Use internal layers as ground planes and shield feedback trace from power traces and components.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop.
- Connect the top-side resistor of the voltage divider to the positive node of VOUT capacitor because the TPS53315 controls output voltage referring to voltage across the V_{OUT} capacitor. In a same manner both bottom side resistor and GND pad of the device must be connected to the negative node of V_{OUT} capacitor. The trace from these resistors to the VFB pin must be short and thin. Place on the component side and avoid vias between these resistors and the device.
- Connect the overcurrent setting resistors from TRIP pin to ground and make the connections as close as possible to the device. The trace from TRIP pin to resistor and from resistor to ground must avoid coupling to a high-voltage switching node.
- Connect the frequency setting resistor from RF pin to ground, or to the VREG pin, and make the connections as close as possible to the device. The trace from the RF pin to the resistor and from the resistor to ground must avoid coupling to a high-voltage switching node.
- Connect the MODE setting resistor from MODE pin to ground, or to the PGOOD pin, and make the connections as close as possible to the device. The trace from the MODE pin to the resistor and from the resistor to ground must avoid coupling to a high-voltage switching node.
- Make the PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor, as short and wide as possible.

7.4.2 Layout Example




图 7-17. Layout Recommendation

7.4.2.1 Thermal Considerations

图 7-18 shows the thermal signature of the TPS53315 EVM at a switching frequency of 500 kHz. 图 7-19 shows the thermal signature of the TPS53315 EVM at a switching frequency of 650 kHz




图 7-18. Thermal Signature of TPS53315 EVM




图 7-19. Thermal Signature of TPS53315 EVM

8 Device and Documentation Support

8.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.2 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision A (December 2015) to Revision B (November 2023)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 更新了商标信息.....	1
• 更新了 <i>封装信息表</i>	1
• 在简化应用图中的 V_{OUT} 和 VFB 之间添加了电阻器.....	1

Changes from Revision * (May 2013) to Revision A (December 2015)	Page
• 添加了 <i>ESD 等级表</i> 、 <i>特性说明部分</i> 、 <i>器件功能模式</i> 、 <i>应用和实施部分</i> 、 <i>电源相关建议部分</i> 、 <i>布局部分</i> 、 <i>器件和文档支持部分</i> 以及 <i>机械</i> 、 <i>封装和可订购信息部分</i>	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS53315RGFR	Active	Production	VQFN (RGF) 40	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315
TPS53315RGFR.A	Active	Production	VQFN (RGF) 40	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315
TPS53315RGFT	Active	Production	VQFN (RGF) 40	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315
TPS53315RGFT.A	Active	Production	VQFN (RGF) 40	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315
TPS53315RGFTG4	Active	Production	VQFN (RGF) 40	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315
TPS53315RGFTG4.A	Active	Production	VQFN (RGF) 40	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53315

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53315RGFR	VQFN	RGF	40	3000	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1
TPS53315RGFT	VQFN	RGF	40	250	180.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1
TPS53315RGFTG4	VQFN	RGF	40	250	180.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53315RGFR	VQFN	RGF	40	3000	367.0	367.0	38.0
TPS53315RGFT	VQFN	RGF	40	250	210.0	185.0	35.0
TPS53315RGFTG4	VQFN	RGF	40	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW


RGF 40

VQFN - 1 mm max height


5 x 7, 0.5 mm pitch

PLASTIC QUAD FLAT PACK- NO LEAD


This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225115/A



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 12X



SOLDER MASK DETAILS

4219019/A 06/2020

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGF0040B

VQFN - 1 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
74% PRINTED COVERAGE BY AREA
SCALE: 12X

4219019/A 06/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月