

## TPS65154 集成 WLED 驱动器的 LCD 偏置 IC

### 1 器件概述

#### 1.1 特性

- 2.0V 至 5.5V 输入电压范围
- 同步升压转换器 ( $AV_{DD}$ )
- 非同步升压转换器 ( $V_{GH}$ )
- 低压降线性稳压器 ( $V_{CC}$ )
- 集成缓冲器放大器的可编程  $V_{COM}$  校准器
- 6 通道 WLED 驱动器，支持直接调光和相移调光模式
- 栅极电压整形
- 面板复位信号 ( $\overline{XAO}$ )
- T-CON 复位信号 ( $\overline{RST}$ )
- 具有写保护的片上 EEPROM
- I<sup>2</sup>C 接口
- 热关断
- 48 引脚、6mm × 6mm、0.4mm 间距 VQFN

#### 1.2 应用范围

- 笔记本电脑
- 平板电脑

#### 1.3 说明


TPS65154 是一款紧凑型 LCD 偏置解决方案，此解决方案主要用于笔记本电脑和平板电脑。此器件配有两个能够为 LCD 面板的源极驱动器和栅极驱动器供电的升压转换器、一个提供系统逻辑电压的线性稳压器、一个带有高速放大器的可编程  $V_{COM}$  以及一个 6 通道 WLED 驱动器，并且具备栅极电压整形功能。

器件信息(1)

器件型号	封装	封装尺寸（标称值）
TPS65154	VQFN (48)	6.00mm × 6.00mm

(1) 要了解所有可用封装，请见数据手册末尾的可订购产品附录。

#### 1.4 简化系统图



Copyright © 2016, Texas Instruments Incorporated




## 内容

<b>1</b>	<b>器件概述</b>	<b><a href="#">1</a></b>	5.5	Programming	<a href="#">26</a>
1.1	特性	<a href="#">1</a>	5.6	Register Map	<a href="#">38</a>
1.2	应用范围	<a href="#">1</a>	<b>6</b>	<b>Application and Implementation</b>	<b><a href="#">63</a></b>
1.3	说明	<a href="#">1</a>	6.1	Application Information	<a href="#">63</a>
1.4	简化系统图	<a href="#">1</a>	6.2	Typical Application	<a href="#">63</a>
<b>2</b>	<b>修订历史记录</b>	<b><a href="#">2</a></b>	<b>7</b>	<b>Power Supply Recommendations</b>	<b><a href="#">75</a></b>
<b>3</b>	<b>Pin Configuration and Functions</b>	<b><a href="#">3</a></b>	<b>8</b>	<b>Layout</b>	<b><a href="#">76</a></b>
<b>4</b>	<b>Specifications</b>	<b><a href="#">5</a></b>	8.1	Layout Guidelines	<a href="#">76</a>
4.1	Absolute Maximum Ratings	<a href="#">5</a>	8.2	Layout Example	<a href="#">76</a>
4.2	ESD Ratings	<a href="#">5</a>	<b>9</b>	<b>器件和文档支持</b>	<b><a href="#">78</a></b>
4.3	Recommended Operating Conditions	<a href="#">5</a>	9.1	器件支持	<a href="#">78</a>
4.4	Thermal Information	<a href="#">6</a>	9.2	接收文档更新通知	<a href="#">78</a>
4.5	Electrical Characteristics	<a href="#">7</a>	9.3	社区资源	<a href="#">78</a>
4.6	Timing Requirements	<a href="#">9</a>	9.4	商标	<a href="#">78</a>
<b>5</b>	<b>Detailed Description</b>	<b><a href="#">12</a></b>	9.5	静电放电警告	<a href="#">78</a>
5.1	Overview	<a href="#">12</a>	9.6	Glossary	<a href="#">78</a>
5.2	Functional Block Diagram	<a href="#">12</a>	<b>10</b>	<b>机械、封装和可订购信息</b>	<b><a href="#">79</a></b>
5.3	Feature Description	<a href="#">14</a>	10.1	封装信息	<a href="#">79</a>
5.4	Device Functional Modes	<a href="#">22</a>			

## 2 修订历史记录

Changes from Original (September 2013) to Revision A	Page
<ul style="list-style-type: none"> <li>已更改 数据表为数据手册格式</li> <li>已添加 器件信息表, ESD 额定值表, 特性 描述部分, 器件功能模式, 应用和实施部分, 电源相关建议部分, 布局部分, 器件和文档支持部分以及机械、封装和可订购信息部分。</li> </ul>	<a href="#">1</a> <a href="#">1</a>

### 3 Pin Configuration and Functions



**Figure 3-1. RSL Package, 48-Pin VQFN (Top View)**

#### Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
NC	1	N/A	No internal connection.
BSUP	2	P	Positive supply for the VCOM buffer.
AVDD	3	P	Boost converter 1 output voltage sense.
AVDD	4	P	Boost converter 1 rectifier output.
SW1	5	P	Boost converter 1 switch pin.
PGND	6	P	Ground.
VIN	7	P	Positive supply.
VCC	8	P	Linear regulator output.
PGND	9	P	Ground.
SW2	10	P	Boost converter 2 switch pin.
VGH	11	P	V <sub>GH</sub> regulation point and positive supply for gate voltage shaping function.
NC	12	N/A	No internal connection.
NC	13	N/A	No internal connection.
VGHM	14	P	Gate voltage shaping output.
RE	15	I/O	Gate voltage shaping discharge resistor connection.
FLK	16	I/O	Gate voltage shaping flicker clock input.
COMP2	17	I/O	Internal linear regulator compensation network connection.
VGL	18	P	Negative charge pump output and V <sub>GL</sub> regulation point.
C1A	19	P	Negative charge pump flying capacitor connection.
C1B	20	P	Negative charge pump flying capacitor connection.

## Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NAME	NO.		
$\overline{\text{RST}}$	21	I/O	Reset generator output.
$\overline{\text{XAO}}$	22	I/O	Panel discharge generator output.
ISSET	23	I/O	WLED driver current-setting resistor connection.
NC	24	N/A	No internal connection.
NC	25	N/A	No internal connection.
AGND	26	P	Ground.
IFB6	27	I/O	WLED driver channel 6 output.
IFB5	28	I/O	WLED driver channel 5 output.
IFB4	29	I/O	WLED driver channel 4 output.
IFB3	30	I/O	WLED driver channel 3 output.
IFB2	31	I/O	WLED driver channel 2 output.
IFB1	32	I/O	WLED driver channel 1 output.
PGND	33	P	Ground.
SW3	34	P	WLED driver boost converter switch pin.
OVP	35	I/O	WLED driver boost converter output voltage sensing pin.
NC	36	N/A	No internal connection.
NC	37	N/A	No internal connection.
PWM	38	I/O	WLED driver PWM input.
EN	39	I/O	WLED driver enable input.
COMP3	40	I/O	WLED driver boost converter compensation network connection.
WP	41	I/O	EEPROM write protect input.
SDA	42	I/O	I <sup>2</sup> C data.
SCL	43	I/O	I <sup>2</sup> C clock.
NEG	44	I/O	VCOM buffer inverting input.
VCOM	45	I/O	VCOM buffer output.
COMP1	46	I/O	Boost converter 1 compensation network connection.
BGND	47	P	Ground.
NC	48	N/A	No internal connection.
GND	Pad	P	Ground.

## 4 Specifications

### 4.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Pin voltage	VIN, VCC, SCL, SDA, FLK, WP, $\overline{\text{XAO}}$ , COMP1	−0.3	7	V
	AVDD, SW1, VCOM, NEG, BSUP, $\overline{\text{RST}}$	−0.3	12	V
	EN, PWM	−0.3	20	V
	COMP2, COMP3, ISET	−0.3	3.6	V
	C1A, C1B	−10	12	V
	VGL	−10	0.3	V
	SW3, OVP	−0.3	40	V
	IFB1, IFB2, IFB3, IFB4, IFB5, IFB6, VGH, VGHM, RE, SW2	−0.3	30	V
Pin current	SW2		TBD	A
Ambient temperature, T <sub>A</sub>		−40	85	°C
Junction temperature, T <sub>J</sub>		−40	150	°C
Storage temperature, T <sub>STG</sub>		−65	150	°C

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 4.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	700	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 4.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage range	Normal operation	2.0		5.5	V
		EEPROM programming	2.6		5.5	
dV <sub>IN</sub> /dt	V <sub>IN</sub> rise time		0.45		11	ms
V <sub>BSUP</sub>	Input voltage range		6.5		9.6	V
V <sub>BAT</sub>	Input voltage range		4.5		24	V
dV <sub>BAT</sub> /dt	V <sub>BAT</sub> rise time		0.45		11	ms
<b>LINEAR REGULATOR (V<sub>CC</sub>)</b>						
V <sub>CC</sub>	Output voltage		1.0		2.5	V
I <sub>ICC</sub>	Output current				300	mA
C <sub>OUT</sub>	Output capacitance		4.7	10	22	μF
<b>BOOST CONVERTER 1 (AV<sub>DD</sub>)</b>						
AV <sub>DD</sub>	Boost converter 1 output voltage range		6.5		9.6	V
IAV <sub>DD</sub>	Boost converter 1 output current at V <sub>IN</sub> = 3.7 V				400	mA
L	Inductance		4.7	10	15	μH
C <sub>OUT</sub>	Boost converter 1 output capacitance		4.7	10	22	μF
<b>BOOST CONVERTER 2 (V<sub>GH</sub>)</b>						
AV <sub>DD</sub>	Input voltage range		6.5		9.6	V
V <sub>GH</sub>	Output voltage range		18		25.5	V
I <sub>GH</sub>	Output current				25	mA

## Recommended Operating Conditions (continued)

		MIN	NOM	MAX	UNIT
L	Inductance	4.7	10	15	μH
C <sub>OUT</sub>	Output capacitance	1	4.7	10	μF
<b>NEGATIVE CHARGE PUMP (V<sub>GL</sub>)</b>					
V <sub>GL</sub>	Output voltage	–5		–8	V
I <sub>GL</sub>	Output current			25	mA
C <sub>FLY</sub>	Flying capacitance		0.5		μF
C <sub>OUT</sub>	Output capacitance	0.5		5	μF
<b>BOOST CONVERTER 3 (WLED)</b>					
V <sub>OUT</sub>	Output voltage			38	V
I <sub>OUT</sub>	Output current			250	mA
L	Inductance	4.7	10	15	μH
C <sub>OUT</sub>	Output capacitance	2.2	4.7	10	μF
<b>INTERNAL REGULATOR</b>					
C <sub>OUT</sub>	Capacitance connected to the TCOMP pin	1			μF

## 4.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS65154	UNIT
		RSL (VQFN)	
		48 PIN	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	29.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	15.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	5.2	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	5.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.8	°C/W

(1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#) application report.

## 4.5 Electrical Characteristics

$V_{IN} = 3.3\text{ V}$ ,  $V_{LED} = 12\text{ V}$ ,  $V_{CC} = 2.5\text{ V}$ ,  $AV_{DD} = 8\text{ V}$ ,  $V_{GL} = -6.8\text{ V}$ ,  $V_{GH} = 20\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ . Typical values are at  $25^\circ\text{C}$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
POWER SUPPLY							
I <sub>IN</sub>	Supply current into VIN pin	Converters not switching		0.1	1		mA
I <sub>AVDD</sub>	Supply current into AVDD pins	Pins 2 and 3 connected together		0.75	2.5		mA
I <sub>BSUP</sub>	Supply current into BSUP pin			2.5	5		mA
I <sub>GH</sub>	Supply current into VGH pin	No load on VGHM		0.1	1		mA
UNDERVOLTAGE LOCKOUT							
V <sub>UVLO</sub>	Undervoltage lockout threshold	V <sub>IN</sub> falling		1.75			V
		V <sub>IN</sub> rising			2.2		
	Hysteresis			90			mV
LINEAR REGULATOR (V <sub>CC</sub> )							
V <sub>CC</sub>	Linear regulator output voltage range			1.0		2.5	V
	Tolerance	I <sub>CC</sub> = 10 mA		−3%		+3%	
V <sub>UVP</sub>	Undervoltage protection threshold	V <sub>CC</sub> falling		60%	70%	75%	
V <sub>SCP</sub>	Short circuit protection threshold	V <sub>CC</sub> falling		25%	30%	40%	
I <sub>LIM</sub>	Current limit	V <sub>CC</sub> = 5% below value at 10 mA.	T <sub>J</sub> = 25°C to 125°C	300			mA
			T <sub>J</sub> = −40°C	250			
r <sub>DS(ON)</sub>	Active pull-down resistance			10	21	35	Ω
BOOST CONVERTER 1 (AV <sub>DD</sub> )							
AV <sub>DD</sub>	Output voltage range			6.5		9.6	V
	Tolerance			−2%		+2%	
V <sub>UVP</sub>	Undervoltage protection threshold			60%	70%	75%	
V <sub>SCP</sub>	Short-circuit protection threshold			25%	30%	35%	
r <sub>DS(ON)</sub>	Switch ON resistance	I <sub>SW</sub> = 1 A			0.1	0.25	Ω
I <sub>LIM</sub>	Switch current limit			2.4	3.0	3.6	A
r <sub>DS(ON)</sub>	Rectifier ON resistance	I <sub>SW</sub> = 1 A			0.25	0.4	Ω
f <sub>SW</sub>	Switching frequency			400		1000	kHz
	Tolerance			−20%		+20%	
NEGATIVE CHARGE PUMP (V <sub>GL</sub> )							
V <sub>GL</sub>	Output voltage range			−5		−8	V
	Output voltage tolerance			−3%		3.5%	
V <sub>UVP</sub>	Undervoltage protection threshold	V <sub>GL</sub> rising		65%	70%	75%	
V <sub>SCP</sub>	Short-circuit protection threshold	V <sub>GL</sub> rising		25%	30%	35%	
I <sub>DRVN</sub>	Maximum drive current	C1B sinking		50		150	mA
		C1B sourcing		60		160	
V <sub>DO</sub>	Dropout voltage	f <sub>SW</sub> = 500 kHz, C <sub>FLY</sub> = 0.5 μF, I <sub>GL</sub> = 10 mA			0.6	1.0	V
f <sub>SW</sub>	Switching frequency			400	500	600	kHz
r <sub>DS(ON)</sub>	Discharge ON resistance	I <sub>MEAS</sub> = 2 mA		2.1	3	3.9	kΩ
BOOST CONVERTER 2 (V <sub>GH</sub> )							
V <sub>GH</sub>	Output voltage range			18		25.5	V
	Tolerance			−3%		3%	
V <sub>UVP</sub>	Undervoltage protection threshold	V <sub>GH</sub> falling		65%	70%	75%	
V <sub>SCP</sub>	Short-circuit protection threshold	V <sub>GH</sub> falling		25%	30%	35%	
r <sub>DS(ON)</sub>	Switch ON resistance	I <sub>SW</sub> = 1 A			0.3	1.0	Ω
t <sub>ON(MAX)</sub>	Maximum t <sub>ON</sub> time			1	2	2.5	μs
t <sub>OFF</sub>	t <sub>OFF</sub> time			2	2.7	4	μs
BOOST CONVERTER 3							
V <sub>OUT</sub>	Output voltage range			V <sub>LED</sub> +2		38	V
I <sub>LIM</sub>	Switch current limit			2.0	2.7	3.7	A
r <sub>DS(ON)</sub>	Switch ON resistance	I <sub>SW</sub> = 1 A			0.2	0.35	Ω

## Electrical Characteristics (continued)

$V_{IN} = 3.3\text{ V}$ ,  $V_{LED} = 12\text{ V}$ ,  $V_{CC} = 2.5\text{ V}$ ,  $AV_{DD} = 8\text{ V}$ ,  $V_{GL} = -6.8\text{ V}$ ,  $V_{GH} = 20\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ . Typical values are at  $25^\circ\text{C}$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>OVP</sub>	OVP range			30		39	V
	Tolerance			-5%		+5%	
V <sub>IL</sub>	EN low input voltage	EN falling			0.6		V
V <sub>IH</sub>	EN high input voltage	EN rising			1.5		V
V <sub>IH</sub> – V <sub>IL</sub>	EN input hysteresis			0.09	0.16	0.27	V
R <sub>PULL-DOWN</sub>	EN pull-down resistance			450	750	1250	kΩ
WLED DIMMING							
I <sub>FB</sub>	Maximum current			40			mA
	Channel-to-channel current matching			–3%		+3%	
	Output dimming resolution				10		bits
D <sub>MIN</sub>	Minimum output duty cycle					1%	
D <sub>HYS</sub>	Input PWM jitter hysteresis			–0.048 %		0.048 %	
V <sub>SET</sub>	ISET regulation voltage			–3%	1.0	+3%	V
K <sub>SET</sub>	ISET multiplication constant			1260	1296	1332	
V <sub>IL</sub>	PWM low input voltage	PWM falling			0.6		V
V <sub>IH</sub>	PWM high input voltage	PWM rising			1.2		V
V <sub>IH</sub> – V <sub>IL</sub>	PWM input voltage hysteresis			0.09	0.16	0.27	V
R <sub>PULL-DOWN</sub>	PWM pull-down resistance			450	750	1250	kΩ
RESET (RST)							
V <sub>OL</sub>	Output voltage	I <sub>RST</sub> = 1 mA (sinking)			0.2	0.5	V
I <sub>OH</sub>	Leakage current	V <sub>RST</sub> = 1.8 V				1	μA
PROGRAMMABLE VCOM							
SET <sub>ZSE</sub>	VCOM DAC set zero-scale error	V <sub>MIN</sub> = 07h, V <sub>MAX</sub> = 07h		–7		7	LSB
	VMAX DAC set zero-scale error			–1		1	
	VMIN DAC set zero-scale error			–1		1	
SET <sub>FSE</sub>	VCOM set full-scale error	V <sub>MIN</sub> = 07h, V <sub>MAX</sub> = 07h		–7		7	LSB
	VMAX set full-scale error			–1		1	
	VMIN set full-scale error			–1		1	
DNL	Differential nonlinearity	V <sub>COM</sub>				1	LSB
		V <sub>MAX</sub>				1	
		V <sub>MIN</sub>				1	
BW	Small-signal bandwidth	Closed-loop; A <sub>V</sub> = –1; R <sub>F</sub> = 1 kΩ, R <sub>IN</sub> = 1 kΩ, V <sub>CM</sub> = 4 V; V <sub>SIGNAL</sub> = 63 mV <sub>pp</sub> ; R <sub>L</sub> = ∞			21		MHz
I <sub>OUT</sub>	Peak output current	Open-loop; V <sub>POS</sub> = 4 V, V <sub>NEG</sub> = 3 V			400		mA
		Open-loop; V <sub>POS</sub> = 4 V, V <sub>NEG</sub> = –5 V			330		
SR	Slew rate	Open-loop; V <sub>POS</sub> = 4 V, V <sub>NEG</sub> = 5 V			36		V/μs
		Open-loop; V <sub>POS</sub> = 4 V, V <sub>NEG</sub> = 3 V			33		
I <sub>IB–</sub>	Input bias current (inverting input)	Closed-loop; A <sub>V</sub> = +1; R <sub>F</sub> = 1 MΩ; V <sub>POS</sub> = 4 V		–1		1	μA
V <sub>DROP</sub>	Output voltage drop	Open-loop; V <sub>POS</sub> = 4 V; I <sub>MEAS</sub> = 10 mA	V <sub>NEG</sub> = 3 V		0.06	0.1	V
			V <sub>NEG</sub> = 5 V		0.03	0.1	
GATE VOLTAGE SHAPING							
r <sub>DS(ON)H</sub>	VGH to VGHM ON resistance	V <sub>GH</sub> = 20 V, I <sub>GHM</sub> = 10 mA, V <sub>FLK</sub> = 1.8 V			13	25	Ω
r <sub>DS(ON)L</sub>	VGHM to RE ON resistance	V <sub>GHM</sub> = 20 V, I <sub>GHM</sub> = 10 mA, V <sub>FLK</sub> = 0 V			26	50	Ω
		V <sub>GHM</sub> = 6 V, I <sub>GHM</sub> = 10 mA, V <sub>FLK</sub> = 0 V			26	50	
V <sub>IL</sub>	FLK low input voltage threshold	V <sub>FLK</sub> falling		0.6			V
V <sub>IH</sub>	FLK high input voltage threshold	V <sub>FLK</sub> rising				1.2	V
V <sub>IH</sub> – V <sub>IL</sub>	FLK input hysteresis			0.09	0.15	0.27	V



## Electrical Characteristics (continued)

$V_{IN} = 3.3\text{ V}$ ,  $V_{LED} = 12\text{ V}$ ,  $V_{CC} = 2.5\text{ V}$ ,  $AV_{DD} = 8\text{ V}$ ,  $V_{GL} = -6.8\text{ V}$ ,  $V_{GH} = 20\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ . Typical values are at  $25^\circ\text{C}$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>IL</sub>	FLK low input current	V <sub>FLK</sub> = 0 V	−100		100	nA
I <sub>IH</sub>	FLK high input current	V <sub>FLK</sub> = 1.8 V	−100		100	nA
PANEL RESET ( $\overline{\text{XAO}}$ )						
V <sub>OL(<math>\overline{\text{XAO}}</math>)</sub>	Output voltage	I <sub><math>\overline{\text{XAO}}</math></sub> = 1 mA (sinking)	0.16	0.5		V
I <sub>LK(<math>\overline{\text{XAO}}</math>)</sub>	Leakage current	V <sub><math>\overline{\text{XAO}}</math></sub> = 1.8 V		1		μA
V <sub>DET</sub>	$\overline{\text{XAO}}$ Threshold voltage range	V <sub>IN</sub> falling	V <sub>UVLO</sub>	3.0		V
	Tolerance		−3%	+3%		
	Hysteresis	V <sub>IN</sub> rising	0.05	0.3		V
I <sup>2</sup> C INTERFACE						
ADDR	Configuration parameters slave address		74h			
	Programmable VCOM slave address		28h			
V <sub>IL</sub>	Low level input voltage	SCL or SDA falling, standard and fast modes		0.6		V
V <sub>IH</sub>	High level input voltage	SCL or SDA rising, standard and fast modes	1.0			V
V <sub>IH</sub> − V <sub>IL</sub>	Input hysteresis		0.05			V
V <sub>OL</sub>	Low level output voltage	Sinking 3 mA		0.36		V
C <sub>I</sub>	Input capacitance			10		pF
C <sub>B</sub>	Capacitive load on SDA and SCL	Standard mode		400		pF
		Fast mode		400		
EEPROM						
V <sub>IL</sub>	WP low input voltage threshold	V <sub>WP</sub> falling	0.8			V
V <sub>IH</sub>	WP high input voltage threshold	V <sub>WP</sub> rising		1.2		V
V <sub>IH</sub> − V <sub>IL</sub>	WP input voltage hysteresis		0.03	0.05	0.1	V
R <sub>PULL-UP</sub>	WP internal pull-up resistor		20	60	100	kΩ
N <sub>WRITE</sub>	Number of write cycles		1000			
	Data retention	Storage temperature = 150 °C	100			1000 hrs
THERMAL SHUTDOWN						
T <sub>SD</sub>	Thermal shutdown temperature		150			°C
	Thermal shutdown hysteresis		10			

## 4.6 Timing Requirements

$V_{IN} = 3.3\text{ V}$ ,  $V_{LED} = 12\text{ V}$ ,  $V_{CC} = 2.5\text{ V}$ ,  $AV_{DD} = 8\text{ V}$ ,  $V_{GL} = -6.8\text{ V}$ ,  $V_{GH} = 20\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ . Typical values are at  $25^\circ\text{C}$  (unless otherwise noted).

		MIN	TYP	MAX	UNIT
<b>LINEAR REGULATOR (<math>V_{CC}</math>)</b>					
$t_{DLY1}$	Linear regulator start-up delay time	0		75	ms
	Tolerance	-20%		30%	
<b>BOOST CONVERTER 1 (<math>AV_{DD}</math>)</b>					
$t_{SS2}$	Boost converter 1 soft-start duration range	0.5		75	ms
	Tolerance	-20%		30%	
$t_{DLY2}$	Boost converter 1 start-up delay range	0		75	ms
	Tolerance	-20%		30%	
<b>NEGATIVE CHARGE PUMP (<math>V_{GL}</math>)</b>					
$t_{SS3}$	Negative charge pump soft-start duration	0		35	ms
	Tolerance	-20%		30%	
$t_{DLY3}$	Negative charge pump start-up delay	0		35	ms
	Tolerance	-20%		30%	
<b>BOOST CONVERTER 2 (<math>V_{GH}</math>)</b>					

## Timing Requirements (continued)

$V_{IN} = 3.3\text{ V}$ ,  $V_{LED} = 12\text{ V}$ ,  $V_{CC} = 2.5\text{ V}$ ,  $AV_{DD} = 8\text{ V}$ ,  $V_{GL} = -6.8\text{ V}$ ,  $V_{GH} = 20\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$ . Typical values are at  $25^\circ\text{C}$  (unless otherwise noted).

			MIN	TYP	MAX	UNIT
t <sub>SS4</sub>	Boost converter 2 soft-start duration range		0		35	ms
	Tolerance		−20%		30%	
BOOST CONVERTER 3						
f <sub>SW</sub>	Switching frequency range		400		1000	kHz
	Tolerance		−20%		20%	
WLED DIMMING						
t <sub>PWMIN</sub>	Input pulse width		500			ns
f <sub>OUT</sub>	Output frequency range	Direct dimming	0.1		15	kHz
		DPWM dimming	15		22	
	Tolerance		−20%		20%	
f <sub>IN</sub>	Input frequency range	PWM and direct dimming modes	0.1		15	kHz
RESET (RST)						
t <sub>RST</sub>	Reset pulse duration range		0		15	ms
	Tolerance	Measured from end of V <sub>CC</sub> 's ramp to 50% of RST's rising edge with a 10 kΩ pull-up resistor.	−20%		20%	
GATE VOLTAGE SHAPING						
t <sub>PLH</sub>	Propagation delay	V <sub>GHM</sub> rising, V <sub>FLK</sub> = 0 V/1.8 V, 50% thresholds, C <sub>VGHM</sub> = 150 pF, R <sub>E</sub> = 0 Ω		92	200	ns
t <sub>PHL</sub>		V <sub>GHM</sub> falling, V <sub>FLK</sub> =0 V/1.8 V, 50% thresholds, C <sub>VGHM</sub> = 150 pF, R <sub>E</sub> = 0 Ω		88	200	
t <sub>DLY4</sub>	Gate voltage shaping start-up delay range		0		35	ms
	Tolerance		−20%		30%	
PANEL RESET (XAO)						
t <sub>DLY6</sub>	Panel reset duration range		0		35	ms
	Tolerance	Measured from V <sub>IN</sub> = V <sub>DET</sub> to 50% of XAO's rising edge with a 10-kΩ pull-up resistor.	−20%		30%	
TIMING						
t <sub>UVP</sub>	Undervoltage protection timeout		40	50	60	ms
I <sup>2</sup> C INTERFACE						
f <sub>SCL</sub>	Clock frequency	Standard mode			100	kHz
		Fast mode			400	
t <sub>LOW</sub>	Clock low period	Standard mode	4.7			μs
		Fast mode	1.3			
t <sub>HIGH</sub>	Clock high period	Standard mode	4.0			μs
		Fast mode	0.6			
t <sub>BUF</sub>	Bus free time between a STOP and a START condition	Standard mode	4.7			μs
		Fast mode	1.3			
t <sub>hd:STA</sub>	Hold time for a repeated START condition	Standard mode	4.0			μs
		Fast mode	0.6			
t <sub>su:STA</sub>	Set-up time for a repeated START condition	Standard mode	4.0			μs
		Fast mode	0.6			
t <sub>su:DAT</sub>	Data set-up time	Standard mode	250			ns
		Fast mode	100			
t <sub>hd:DAT</sub>	Data hold time	Standard mode	0.05		3.45	μs
		Fast mode	0.05		0.9	

## Timing Requirements (continued)

$V_{IN} = 3.3\text{ V}$ ,  $V_{LED} = 12\text{ V}$ ,  $V_{CC} = 2.5\text{ V}$ ,  $AV_{DD} = 8\text{ V}$ ,  $V_{GL} = -6.8\text{ V}$ ,  $V_{GH} = 20\text{ V}$ ,  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . Typical values are at  $25^{\circ}\text{C}$  (unless otherwise noted).

			MIN	TYP	MAX	UNIT
t <sub>RCL1</sub>	Rise time of SCL after a repeated START condition and after an ACK bit	Standard mode	20+0.1C <sub>B</sub>		1000	ns
		Fast mode	20+0.1C <sub>B</sub>		1000	
t <sub>RCL</sub>	Rise time of SCL	Standard mode	20+0.1C <sub>B</sub>		1000	ns
		Fast mode	20+0.1C <sub>B</sub>		300	
t <sub>FCL</sub>	Fall time of SCL	Standard mode	20+0.1C <sub>B</sub>		300	ns
		Fast mode	20+0.1C <sub>B</sub>		300	
t <sub>RDA</sub>	Rise time of SDA	Standard mode	20+0.1C <sub>B</sub>		1000	ns
		Fast mode	20+0.1C <sub>B</sub>		300	
t <sub>FDA</sub>	Fall time of SDA	Standard mode	20+0.1C <sub>B</sub>		300	ns
		Fast mode	20+0.1C <sub>B</sub>		300	
t <sub>su:STO</sub>	Set-up time for STOP condition	Standard mode	4.0			μs
		Fast mode	0.6			
EEPROM						
t <sub>WRITE</sub>	Write time				100	ms

## 5 Detailed Description

### 5.1 Overview

The TPS65154 device integrates the bias and backlight functions needed by an active matrix liquid crystal display.

The LCD bias functions comprise

- A synchronous boost converter to generate  $AV_{DD}$
- A non-synchronous boost converter to generate  $V_{GH}$
- An inverting charge pump to generate  $V_{GL}$
- An low dropout linear regulator to generate  $V_{CC}$
- A gate-voltage shaping function
- A programmable VCOM buffer
- $\overline{XAO}$  and  $\overline{RST}$  signals
- An I<sup>2</sup>C programming interface


The backlight driver functions comprise

- A non-synchronous boost converter
- A six-channel WLED driver with PWM dimming

The device configuration is stored in an on-chip nonvolatile memory, which can be programmed via an I<sup>2</sup>C interface.

### 5.2 Functional Block Diagram

[Figure 5-1](#) shows a top-level block diagram of the TPS65154.



Copyright © 2016, Texas Instruments Incorporated


Figure 5-1. Top-Level Block Diagram

## 5.3 Feature Description

The following sections describe the features of the TPS65154.

### 5.3.1 Linear Regulator ( $V_{CC}$ )

The linear regulator is supplied directly from the VIN pin, and its output voltage can be programmed to 1.0 V, 1.2 V, 1.89 V, or 2.5 V using the VCC register.



Copyright © 2016, Texas Instruments Incorporated

**Figure 5-2. Linear Regulator Block Diagram**

#### 5.3.1.1 Power-Up (Linear Regulator)

The linear regulator starts  $t_{DLY1}$  milliseconds after the supply voltage exceeds the undervoltage lockout threshold ( $V_{IN} > V_{UVLO}$ ). It does not have a soft-start function, and its output ramps up as fast as the supply voltage slew rate and the linear regulator's output capacitance allow.

#### 5.3.1.2 Power-Down (Linear Regulator)

The linear regulator is turned off as soon as the supply voltage falls below the undervoltage lockout threshold ( $V_{IN} < V_{UVLO}$ ).  $V_{CC}$  is actively discharged during power-down.


#### 5.3.1.3 Protection (Linear Regulator)

The linear regulator is protected against short-circuits and undervoltage conditions. An undervoltage condition is detected if the linear regulator's output falls below 70% of its programmed voltage for longer than 50 ms, in which case the IC is disabled. A short-circuit condition is detected if the linear regulator's output falls below 30% of its programmed voltage, in which case the IC is disabled immediately (short-circuit detection has no time delay associated with it). To recover normal operation following either an undervoltage condition or short-circuit condition, the cause of the error must be removed and a POR applied.

### 5.3.2 Boost Converter 1 ( $AV_{DD}$ )

Boost converter 1 is synchronous and uses a virtual current mode topology that:

- achieves high efficiencies;
- allows the converter to work in continuous conduction mode under all operating conditions, simplifying compensation; and
- provides true input-output isolation when the boost converter is disabled.



Copyright © 2016, Texas Instruments Incorporated

**Figure 5-3. Boost Converter 1 Internal Block Diagram**

Boost converter 1's switching frequency can be programmed to 400 kHz, 600 kHz, 800 kHz, or 1 MHz using the FSW1 register. Its output voltage can be programmed from 6.5 V to 9.6 V in 100 mV steps using the AVDD register.

Boost converter 1 uses an external compensation network connected to the COMP1 pin to stabilize its feedback loop. A simple series R-C network connected between the COMP1 pin and ground is sufficient to achieve good performance, that is, stable and with good transient response. Good starting values, which will work for most applications, are 25 kΩ and 3.9 nF.

In some applications (for example, those using electrolytic output capacitors), it may be necessary to include a second compensation capacitor between the COMP1 pin and ground. This has the effect of adding an additional pole in the feedback loop's frequency response, which cancels the zero introduced by the output capacitor's ESR.

The synchronous topology of boost converter 1 ensures that AV<sub>DD</sub> is fully isolated from V<sub>IN</sub> when the converter is disabled.

#### 5.3.2.1 Power-Up (Boost Converter 1)

Boost converter 1 starts  $t_{DLY2}$  milliseconds after  $\overline{RST}$  goes high. Delay time  $t_{DLY2}$  can be programmed from 0 ms to 75 ms using the DLY2 register.

To minimize inrush current during start-up, boost converter 1 ramps its output voltage in  $t_{SS2}$  milliseconds. Start-up time  $t_{SS2}$  can be programmed from 0.5 ms to 75 ms using the SS2 register. Longer soft-start times generate lower inrush currents.

#### 5.3.2.2 Power-Down (Boost Converter 1)


Boost converter 1 is disabled when  $V_{IN} < V_{UVLO}$ . When disabled, boost converter 2 actively discharges AV<sub>DD</sub> by turning on Q2.

### 5.3.2.3 Protection (Boost Converter 1)

Boost converter 1 is protected against short-circuits and undervoltage conditions. An undervoltage condition is detected if the boost converter's output falls below 70% of its programmed voltage for longer than 50 ms, in which case the IC is disabled. A short-circuit condition is detected if the boost converter's output falls below 30% of its programmed voltage, in which case the IC is disabled immediately (short-circuit detection has no time delay associated with it). To recover normal operation following either an undervoltage condition or short-circuit condition, the cause of the error must be removed and a POR applied.

### 5.3.3 Boost Converter 2 ( $V_{GH}$ )

Boost converter 2 is non-synchronous and uses a constant off-time topology. The converter's switching frequency is not constant but adapts itself to  $V_{IN}$  and  $V_{GH}$ . Boost converter 2 uses peak current control and is designed to operate permanently in discontinuous conduction mode (DCM), thereby allowing the internal compensation circuit to achieve stable operation over a wide range of output voltages and currents. Boost converter 2's output voltage can be programmed from 18 V to 25.5 V using the  $V_{GH}$  register.



Copyright © 2016, Texas Instruments Incorporated

**Figure 5-4. Boost Converter 2 Block Diagram**

#### 5.3.3.1 Power-Up (Boost Converter 2)

Boost converter 2 is enabled as soon as  $V_{GL}$  has finished ramping down. To minimize inrush current during start-up, boost converter 2 ramps  $V_{GH}$  linearly to its programmed value in  $t_{SS4}$  seconds. Soft-start time  $t_{SS4}$  can be programmed from 0.256 ms to 35 ms using the SS4 register. Because boost converter 2 is non-synchronous, its output is already equal to  $AV_{DD}$  (minus the voltage drop across its rectifier diode) before it starts switching, which means that the time during which  $V_{GH}$  is actually ramping during start-up is less than the actual programmed soft-start time (see [Figure 5-5](#)).






Figure 5-5. Boost Converter 2 Soft-Start

### 5.3.3.2 Power-Down (Boost Converter 2)

Boost converter 2 is disabled when  $V_{IN} < V_{UVLO}$ . The converter's output is not actively discharged when the converter is disabled.


### 5.3.3.3 Protection (Boost Converter 2)

Boost converter 2 is protected against short-circuits and undervoltage conditions. An undervoltage condition is detected if the boost converter's output falls below 70% of its programmed voltage for longer than 50 ms, in which case the IC is disabled. A short-circuit condition is detected if the boost converter's output falls below 30% of its programmed voltage, in which case the IC is disabled immediately (short-circuit detection has no time delay associated with it). To recover normal operation following either an undervoltage condition or short-circuit condition, the cause of the error must be removed and a POR applied.

### 5.3.4 Negative Charge Pump ( $V_{GL}$ )

The negative charge pump inverts  $AV_{DD}$  and regulates its output to the voltage set by the  $V_{GL}$  register.  $V_{GL}$  can be programmed from  $-5$  V to  $-8$  V in  $0.2$  V steps using the  $V_{GL}$  register, however, since the negative charge pump inverts  $AV_{DD}$  to generate its output, the most negative voltage that can be generated is approximately  $-AV_{DD} + 1$  V. Thus, if  $AV_{DD} = 8.0$  V, the usable range of  $V_{GL}$  is approximately  $-5$  V to  $-7$  V. If  $V_{GL}$  is programmed to a more negative voltage than this the charge pump may not be able to regulate its output. This will not damage the IC, but performance may be impaired.

The negative charge pump in the TPS65154 is fully integrated and requires only two external capacitors to operate (a flying capacitor connected between the C1A and C1B pins, and an output capacitor connected between the  $V_{GL}$  pin and ground).



Copyright © 2016, Texas Instruments Incorporated

**Figure 5-6. Negative Charge Pump Block Diagram****5.3.4.1 Power-Up (Negative Charge Pump)**

The negative charge pump starts  $t_{DLY3}$  milliseconds after boost converter 1 ( $AV_{DD}$ ) starts ramping and ramps its output linearly from zero to its programmed output voltage in  $t_{SS3}$  ms. Delay time  $t_{DLY3}$  can be programmed from 0 ms to 35 ms using the DLY3 register. Soft-start time  $t_{SS3}$  can be programmed from 0 ms to 35 ms using the SS3 register.

**5.3.4.2 Power-Down (Negative Charge Pump)**


The negative charge pump is disabled when the supply voltage falls below the undervoltage lockout threshold ( $V_{IN} < V_{UVLO}$ ). During power-down the charge pump's output is actively discharge to GND.

**5.3.4.3 Protection (Negative Charge Pump)**

The negative charge pump is protected against short-circuits and undervoltage conditions. An undervoltage condition is detected if the charge pump's output falls below 70% of its programmed voltage for longer than 50 ms, in which case the IC is disabled. A short-circuit condition is detected if the charge pump's output falls below 30% of its programmed voltage, in which case the IC is disabled immediately (short-circuit detection has no time delay associated with it). To recover normal operation following either an undervoltage condition or short-circuit condition, the cause of the error must be removed and a POR applied.

**5.3.5 Gate Voltage Shaping**

The gate voltage shaping function can be used to reduce image sticking in LCD panels by modulating the LCD panel's gate ON voltage ( $V_{GH}$ ). [Figure 5-7](#) shows a block diagram of the gate voltage shaping function and [Figure 5-8](#) shows the typical waveforms during operation.



Copyright © 2016, Texas Instruments Incorporated

Figure 5-7. Gate Voltage Shaping Block Diagram




Figure 5-8. Gate Voltage Shaping Waveforms

Gate voltage shaping is controlled by the FLK input. When FLK is high, Q1 is on, Q2, Q3 and Q4 are off, and  $V_{GHM}$  is equal to  $V_{GH}$ . On the falling edge of FLK, Q1 is turned off, Q2 and Q3 are turned on, and the LCD panel load connected to the VGHM pin discharges through the external resistor connected to the RE pin.

During power-up, Q1, Q2 and Q3 are held off and Q4 is turned on, pulling the VGHM pin pulled to GND, regardless of the state of the FLK signal, until  $t_{DLY4}$  milliseconds after boost converter 2 ( $V_{GH}$ ) has finished ramping. The value of  $t_{DLY4}$  can be programmed from 0 ms to 35 ms using the DLY4 register.

During power-down Q1 is held permanently on and Q2, Q3 and Q4 permanently off, regardless of the state of the FLK signal.

### 5.3.6 Panel Discharge ( $\overline{XAO}$ )

The TPS65154 provides an output signal via its  $\overline{XAO}$  pin that can be used to drive the outputs of the display panel's gate driver IC high during power-down. The  $\overline{XAO}$  pin is pulled low whenever  $V_{IN} < V_{DET}$ . The  $V_{DET}$  threshold voltage can be configured using the VDET register.

The  $\overline{XAO}$  output is an open-drain type and requires an external pull-up, typically in the range 10 k $\Omega$  to 100 k $\Omega$ .

### 5.3.7 Reset Generator ( $\overline{RST}$ )

The  $\overline{RST}$  pin generates an active-low reset signal for the rest of the system. During power-up, the reset timer starts when  $V_{CC}$  has finished ramping. The reset pulse duration  $t_{RST}$  can be programmed from 0 ms to 15 ms using the RESET register. The  $\overline{RST}$  signal is latched when it goes high and will not be taken low again until the device is powered down (even if  $V_{CC}$  temporarily falls out of regulation). The active power-down threshold ( $V_{UVLO}$  or  $V_{DET}$ ) can be selected using the RMODE bit in the CONFIG register.


The  $\overline{RST}$  output is an open-drain type that requires an external pull-up resistor. Pull-up resistor values in the range 10 k $\Omega$  to 100 k $\Omega$  are recommended for most applications.

### 5.3.8 Programmable VCOM

The programmable VCOM uses three digital-to-analog converters (DACs) to generate a  $V_{COM}$  voltage that is subsequently buffered by a high-speed op-amp. The maximum value of  $V_{COM}$  is set by the 4-bit VMAX register, and can be programmed in the range  $2.5/8 \times AV_{DD}$  to  $4/8 \times AV_{DD}$ . The minimum value of  $V_{COM}$  is set by the 4-bit VMIN register, and can be programmed in the range  $2/8 \times AV_{DD}$  to  $3.5/8 \times AV_{DD}$ . **Note, for proper operation,  $V_{MAX}$  must be greater than  $V_{MIN}$ .** By programming the 7-bit VCOM parameter, users can adjust the  $V_{COM}$  voltage appearing at the OUT pin between  $V_{MIN}$  and  $V_{MAX}$  as follows:

$$V_{COM} = V_{MIN} + \frac{(V_{MAX} - V_{MIN}) \cdot VCOM}{127} \quad (1)$$

where VCOM is the value stored in the Wiper Register (see [Figure 5-9](#)).



Copyright © 2016, Texas Instruments Incorporated

**Figure 5-9. Programmable VCOM Block Diagram**

The programmable VCOM function has three registers. The volatile Wiper Register (WR) contains the value currently output by the programmable VCOM DAC; this value is lost when power to the device is removed. The non-volatile Initial Value Register (IVR) contains the value loaded into the DAC every time the device is powered up. The Control Register (CR) determines whether data is written to or read from the WR, the IVR, or both. If the CR contains 00h, during write operations data is stored in the WR *and* the IVR, and during read operations data is read from the IVR. If the CR contains 80h, data is written to and read from the WR register *only*. 00h and 80h are the only valid values for the CR. [Table 5-1](#) shows the programmable VCOM's register address map.

**Table 5-1. Programmable VCOM Register Address Map**

REGISTER ADDRESS	NON-VOLATILE	VOLATILE
00h	Initial Value Register (IVR)	Wiper Register (WR)
02h	Not Used	Control Register (CR)

### 5.3.8.1 Operational Amplifier Performance

Like most op-amps, the  $V_{COM}$  op-amp in the TPS65154 is not designed to drive purely capacitive loads, so it is not recommended to connect a capacitor directly to its output in an attempt to increase performance; however, the op-amp is capable of delivering high peak currents that make such capacitors unnecessary in most applications.

High-speed op amps such as the one in the TPS65154 require care when using them. The most common problem is when parasitic capacitance at the inverting input creates a pole with the feedback resistor, reducing amplifier stability. Two things can be done to minimize the likelihood of this happening. Both of these work by shifting the pole (which can never be completely eliminated) to a frequency outside the op amp's bandwidth, where it has no effect.

- Reduce the value of the feedback resistor. In applications where no feedback from the panel is used, the feedback resistor can be made zero. In applications where a non-zero feedback resistor has to be used, a small capacitor (between 10 pF and 100 pF) across the feedback resistor will minimize ringing.
- Minimize the parasitic capacitance at the op amp's inverting input. This is achieved by using short PCB traces between the feedback resistor and the inverting input, and by removing ground planes and other copper areas above and below this PCB trace.

### 5.3.8.2 Power-Up (Programmable VCOM)

The programmable  $V_{COM}$  is enabled when  $AV_{DD} > V_{UVLO2}$ .

### 5.3.8.3 Power-Down (Programmable VCOM)

During power-down, the programmable VCOM continues to operate until  $AV_{DD} < V_{UVLO2}$ .

## 5.3.9 WLED Driver

### 5.3.9.1 WLED Boost Converter

The WLED boost converter boosts a 4.5 V to 24 V supply  $V_{BAT}$  to a higher voltage to supply the LED strings connected to the WLED driver. It uses a fixed-frequency, current-mode topology. The converter's output voltage is automatically adjusted to maintain the lowest feedback voltage (IFB1 to IFB6) between 450 mV and 750 mV, thus ensuring sufficient headroom for the output current sinks, but without dissipating excessive power in the IC. This approach automatically compensates for changes in the LED string voltage, for example, because of temperature effects. The WLED boost converter's switching frequency can be programmed to 400 kHz, 600 kHz, 800 kHz, and 1 MHz using the FSW3 register.

The WLED boost converter features a soft-start circuit to limit inrush current when the converter starts. The duration of the soft-start ramp depends on the value of the capacitor connected to the COMP3 pin. Note, that because the converter is a non-synchronous type, its output voltage before it starts switching is equal to  $V_{BAT}$  (minus the voltage drop across its rectifier).

### 5.3.9.2 Current Sinks

The brightness of the LED strings is determined by the *average* current flowing through each string, which is the product of the output duty cycle and the current sink's output current. The output current of all current sinks is the same and is set by the external resistor connected between the ISET pin and ground:

$$I_{MAX} = \frac{V_{SET}}{R_{SET}} \cdot K_{SET} \quad (2)$$

where:

- $V_{SET}$  is the voltage on the ISET pin
- $R_{SET}$  is the resistance between the ISET pin and GND
- $K_{SET}$  is a constant

When the TPS65154 measures zero current flowing in one of the IFB pins it determines that the string is open and automatically disables that output. The WLED boost converter's output voltage is subsequently regulated according to the remaining operational strings. If an application uses fewer than six LED strings, it is recommended to connected the unused outputs to ground; this ensures the most rapid detection of the unused strings. Once open strings have been detected, they remain disabled until a POR occurs or EN is toggled.

### 5.3.9.3 Protection

The WLED boost converter and dimming circuits feature a variety of protection schemes to ensure reliable operation when subjected to various failure modes. These protection schemes are listed in [Table 5-2](#).

**Table 5-2. WLED Driver Protection**

ERROR	DETECTION	ACTION	RECOVERY
WLED boost converter output voltage too high	$V_{OVP}$ exceeds programmed threshold (30 V, 33 V, 36 V or 39 V)	WLED boost converter output regulated to programmed threshold	None required
WLED boost converter switch current too high	$I_{SW} > I_{LIM}$	Switch turned off	Switch automatically re-enabled at start of next switching cycle
All LED strings open-circuit	$I_{IFB} = 0$ mA and $V_{OUT} = V_{OVP}$	Disable all output channels and boost converter	Output channels re-enabled following power cycle
Individual LED string(s) open-circuit	$I_{IFB} = 0$ mA and $V_{OUT} = V_{OVP}$	Disable affected output channel(s)	Affected output channel(s) re-enabled following power cycle
Individual LED string(s) short-circuited to ground	$I_{IFB} = 0$ mA for longer than 4 ms	Functional output channels continue operating.	

### 5.3.9.4 Enable and Start-Up

The WLED driver is enabled and disabled by EN, however, this signal has no effect until the LCD bias functions have completed their start-up sequence. Following a POR, EN has no effect until  $t_{DLY4}$  is complete; after that the WLED driver can be enabled and disabled at any time using EN (providing nothing happens to cause the LCD bias functions to re-start) and applying a PWM signal. In applications that do not generate an EN signal, the EN pin can be tied to  $V_{IN}$ , in which case the WLED driver will start automatically at the end of  $t_{DLY4}$ . Note, that a permanently low PWM signal (0% duty cycle) will prevent boost converter 3 from starting-up.

When the WLED driver is enabled it first checks the status of IFB1 to IFB6 and shuts down any channels that it detects are disabled/unused. These channels will be subsequently ignored until a POR occurs or EN is toggled.

### 5.3.10 Undervoltage Lockout

An undervoltage lockout function disables the IC when the supply voltage is too low for proper operation.


## 5.4 Device Functional Modes

### 5.4.1 Dimming Modes

The TPS65154 support direct dimming and phase-shift dimming modes. The active dimming mode can be selected using the DMODE bit in the CONFIG register.

#### 5.4.1.1 Direct Dimming


When direct dimming is selected, the output current sinks are controlled directly by the PWM signal. In this mode, they are turned on and off together, at the same frequency and duty cycle as the PWM signal (see [Figure 5-10](#)).



**Figure 5-10. Direct Dimming**

#### 5.4.1.2 Phase-Shift Dimming

When phase-shift dimming mode is selected, the output dimming frequency does not depend on the frequency of the PWM signal but can be independently programmed from 15 kHz to 22 kHz using the FDIM register. In this mode, the duty cycle information contained in the PWM signal is extracted and re-used to generate up to six outputs, at the output frequency set by the FDIM register, and phase-shifted with respect to each other by  $360^\circ/N$ , where N is the number of outputs in use (see [Figure 5-11](#)). Using phase-shifted outputs, the maximum load current step is reduced by the same factor N, resulting in reduced voltage ripple on the boost converter's output and consequently lower audible noise.



**Figure 5-11. Phase-Shift Dimming**

## 5.4.2 Power Sequencing

Figure 5-12 shows the typical power-up/down characteristic of the TPS65154.

### 5.4.2.1 Power-Up

$V_{CC}$  starts ramping  $t_{DLY1}$  seconds after  $V_{IN} > V_{UVLO}$ .

$\overline{RST}$  is initially held low.  $t_{RST}$  seconds after  $V_{CC}$  has finished ramping  $\overline{RST}$  goes high.

$AV_{DD}$  starts ramping  $t_{DLY2}$  seconds after  $\overline{RST}$  has gone high.

$V_{GL}$  starts ramping  $t_{DLY3}$  seconds after  $AV_{DD}$  starts ramping.

$V_{GH}$  starts ramping as soon as  $V_{GL}$  has finished ramping.

$V_{GHM}$  is initially held low (connected to RE).  $t_{DLY4}$  seconds after  $V_{GH}$  has finished ramping, gate voltage shaping is enabled and  $V_{GHM}$  follows the state of FLK.

$\overline{XAO}$  is initially held low.  $t_{DLY6}$  seconds after  $V_{IN} > V_{DET}$   $\overline{XAO}$  goes high.

The WLED driver is enabled by the logical AND of  $AV_{DD}$  (that is,  $AV_{DD}$  has finished ramping) and EN.

### 5.4.2.2 Power-Down


$V_{CC}$ ,  $AV_{DD}$ ,  $V_{GH}$  and  $V_{GL}$  are disabled when  $V_{IN} < V_{UVLO}$ .

$\overline{XAO}$  goes low when  $V_{IN}$  falls below the threshold selected for it ( $V_{UVLO}$  or  $V_{DET}$ ).

$\overline{RST}$  goes low when  $V_{IN}$  falls below the threshold selected for it ( $V_{UVLO}$  or  $V_{DET}$ ).

The WLED driver is turned off when  $EN = 0$  or  $V_{IN} < V_{UVLO}$ .





**Figure 5-12. Power Up/Down Sequencing**

## 5.5 Programming

### 5.5.1 Configuration

The TPS65154 divides the configuration parameters into two categories:

- Configuration parameters
- VCOM

In typical applications, all configuration parameters except VCOM are programmed by the subcontractor during PCB assembly, and VCOM is programmed by the display manufacturer during display calibration.

#### 5.5.1.1 General

Configuration parameters can be changed by writing the desired values to the appropriate RAM register(s). The RAM registers are volatile and their contents are lost when power is removed from the device. By writing to the Control Register, it is possible to store the active configuration in non-volatile EEPROM; during power-up, the contents of the EEPROM are copied into the RAM registers and used to configure the device.

##### 5.5.1.1.1 I<sup>2</sup>C Interface

The TPS65154 features an industry-standard I<sup>2</sup>C interface that supports both Standard and Fast modes of operation.

##### 5.5.1.1.2 Slave Addresses

The configuration parameters are all accessed using slave address 74h and the VCOM is accessed using slave address 28h.


##### 5.5.1.1.3 Write Protect

An active-high Write Protect pin (WP) prevents the configuration parameters from being changed by accident. This pin is internally pulled high and must be actively pulled low to access to the EEPROM or RAM registers. Note that the WP pin disables all I<sup>2</sup>C traffic to the TPS65154, and must also be pulled low during read operations. This is to ensure that noise present on the I<sup>2</sup>C lines does not erroneously overwrite the active configuration stored in RAM (which would not be protected by a simple EEPROM write-protect scheme). The write protect function can be enabled and disabled using the WPEN bit in the CONFIG register. Note that once the write protect function is enabled it is not possible to disable again it without pulling the WP pin low. For this reason, it is strongly recommended that applications include some way to pull the WP pin low (for example, a test pad), even if it is not normally used.

## 5.5.2 Programming Examples (Excluding VCOM)

### 5.5.2.1 Writing to a Single RAM Register


1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
3. TPS65154 acknowledges
4. Bus master sends address of RAM register (00h)
5. TPS65154 acknowledges
6. Bus master sends data to be written
7. TPS65154 acknowledges
8. Bus master sends STOP condition



**Figure 5-13. Writing to a Single RAM Register**

### 5.5.2.2 Writing to Multiple RAM Registers


1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (E8h).
3. TPS65154 acknowledges
4. Bus master sends address of first RAM register to be written to (00h)
5. TPS65154 acknowledges
6. Bus master sends data to be written to first RAM register
7. TPS65154 acknowledges
8. Bus master sends data to be written to RAM register at next higher address (auto-increment)
9. TPS65154 acknowledges
10. Steps (8) and (9) repeated until data for final RAM register has been sent
11. TPS65154 acknowledges
12. Bus master sends STOP condition



**Figure 5-14. Writing to Multiple RAM Registers**

### 5.5.2.3 Saving Contents of all RAM Registers to EEPROM


1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
3. TPS65154 acknowledges
4. Bus master sends address of Control Register (FFh)
5. TPS65154 acknowledges
6. Bus master sends data to be written to the Control Register (80h)
7. TPS65154 acknowledges
8. Bus master sends STOP condition



**Figure 5-15. Saving Contents of all RAM Registers to EEPROM**

#### 5.5.2.4 Reading from a Single RAM Register


1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
3. TPS65154 acknowledges
4. Bus master sends address of Control Register (FFh)
5. TPS65154 acknowledges
6. Bus master sends data for Control Register (00h)
7. TPS65154 acknowledges
8. Bus master sends STOP condition
9. Bus master sends START condition
10. Bus master sends 7-bit slave address plus low R/W bit (E8h)
11. TPS65154 acknowledges
12. Bus master sends address of RAM register (00h)
13. TPS65154 acknowledges
14. Bus master sends REPEATED START condition
15. Bus master sends 7-bit slave address plus high R/W bit (E9h)
16. TPS65154 acknowledges
17. TPS65154 sends RAM register data
18. Bus master does not acknowledge
19. Bus master sends STOP condition



**Figure 5-16. Reading from a Single RAM Register**

### 5.5.2.5 Reading from a Single EEPROM Register


1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
3. TPS65154 acknowledges
4. Bus master sends address of Control Register (FFh)
5. TPS65154 acknowledges
6. Bus master sends data for Control Register (01h)
7. TPS65154 acknowledges
8. Bus master sends STOP condition
9. Bus master sends START condition
10. Bus master sends 7-bit slave address plus low R/W bit (E8h)
11. TPS65154 acknowledges
12. Bus master sends address of EEPROM register (00h)
13. TPS65154 acknowledges
14. Bus master sends REPEATED START condition
15. Bus master sends 7-bit slave address plus high R/W bit (E9h)
16. TPS65154 acknowledges
17. TPS65154 sends EEPROM register data
18. Bus master does not acknowledge
19. Bus master sends STOP condition



**Figure 5-17. Reading from a Single EEPROM Register**

### 5.5.2.6 Reading from Multiple RAM Registers

1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
3. TPS65154 acknowledges
4. Bus master sends address of Control Register (FFh)
5. TPS65154 acknowledges
6. Bus master sends data for Control Register (00h)
7. TPS65154 acknowledges
8. Bus master sends STOP condition
9. Bus master sends START condition
10. Bus master sends 7-bit slave address plus low R/W bit (E8h)
11. TPS65154 acknowledges
12. Bus master sends address of first register to be read (00h)
13. TPS65154 acknowledges
14. Bus master sends REPEATED START condition
15. Bus master sends 7-bit slave address plus high R/W bit (E9h)
16. TPS65154 acknowledges
17. TPS65154 sends contents of first RAM register to be read
18. Bus master acknowledges
19. TPS65154 sends contents of second RAM register to be read
20. Bus master acknowledges
21. TPS65154 sends contents of third (last) RAM register to be read
22. Bus master does not acknowledge
23. Bus master sends STOP condition




**Figure 5-18. Reading from Multiple RAM Registers**



### 5.5.2.7 Reading from Multiple EEPROM Registers

1. Bus master sends START condition
2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
3. TPS65154 acknowledges
4. Bus master sends address of Control Register (FFh)
5. TPS65154 acknowledges
6. Bus master sends data for Control Register (01h)
7. TPS65154 acknowledges
8. Bus master sends STOP condition
9. Bus master sends START condition
10. Bus master sends 7-bit slave address plus low R/W bit (E8h)
11. TPS65154 acknowledges
12. Bus master sends address of first EEPROM register to be read (00h)
13. TPS65154 acknowledges
14. Bus master sends REPEATED START condition
15. Bus master sends 7-bit slave address plus high R/W bit (E9h)
16. TPS65154 acknowledges
17. TPS65154 sends contents of first EEPROM register to be read
18. Bus master acknowledges
19. TPS65154 sends contents of second EEPROM register to be read
20. Bus master acknowledges
21. TPS65154 sends contents of third (last) EEPROM register to be read
22. Bus master does not acknowledge
23. Bus master sends STOP condition




**Figure 5-19. Reading from Multiple EEPROM Registers**

### 5.5.3 Programming Examples - VCOM

#### 5.5.3.1 Writing a VCOM Value of 77h to WR


1. The bus master sends a START condition.
2. The bus master sends 7-bit slave address plus low  $R/\overline{W}$  bit.
3. TPS65154 slave acknowledges.
4. The bus master sends the CR address of 02h.
5. The TPS65154 acknowledges.
6. The bus master sends the CR contents of 80h.
7. The TPS65154 slave acknowledges.
8. The bus master sends a STOP condition.
9. The bus master sends a START condition.
10. The bus master sends 7-bit slave address plus low  $R/\overline{W}$  bit.
11. TPS65154 slave acknowledges.
12. The bus master sends the WR address of 00h.
13. The TPS65154 acknowledges.
14. The bus master sends the WR contents of 77h (right-justified).
15. The TPS65154 slave acknowledges.
16. The bus master sends a STOP condition.



**Figure 5-20. Writing a VCOM Value of 77h to WR**

### 5.5.3.2 Writing a VCOM Value of 77h to IVR and WR


1. The bus master sends a START condition.
2. The bus master sends 7-bit slave address plus low  $R/\overline{W}$  bit.
3. TPS65154 slave acknowledges.
4. The bus master sends the CR address of 02h.
5. The TPS65154 acknowledges.
6. The bus master sends the CR contents of 00h.
7. The TPS65154 slave acknowledges.
8. The bus master sends a STOP condition.
9. The bus master sends a START condition.
10. The bus master sends 7-bit slave address plus low  $R/\overline{W}$  bit.
11. TPS65154 slave acknowledges.
12. The bus master sends the WR address of 00h.
13. The TPS65154 acknowledges.
14. The bus master sends the WR contents of 77h (right-justified).
15. The TPS65154 slave acknowledges.
16. The bus master sends a STOP condition.



**Figure 5-21. Writing a VCOM Value of 77h to IVR and WR**

### 5.5.3.3 Reading a VCOM Value of 77h from WR


1. The bus master sends a START condition.
2. The bus master sends 7-bit slave address plus low  $R/\overline{W}$  bit.
3. TPS65154 slave acknowledges.
4. The bus master sends the CR address of 02h.
5. The TPS65154 acknowledges.
6. The bus master sends the CR contents of 80h.
7. The TPS65154 slave acknowledges.
8. The bus master sends a STOP condition.
9. The bus master sends a START condition.
10. The bus master sends 7-bit slave address plus low  $R/\overline{W}$  bit.
11. TPS65154 slave acknowledges.
12. The bus master sends the WR address of 00h.
13. The TPS65154 acknowledges.
14. The bus master sends a REPEATED START condition.
15. The bus master sends 7-bit slave address plus high  $R/\overline{W}$  bit.
16. The TPS65154 sends the WR contents of 77h (right-justified).
17. The bus master does not acknowledge.
18. The bus master sends a STOP condition.



**Figure 5-22. Reading 77h from WR**

#### 5.5.3.4 Reading a VCOM Value of 77h from IVR

1. The bus master sends a START condition.
2. The bus master sends 7-bit slave address plus low  $R/\overline{W}$  bit.
3. TPS65154 slave acknowledges.
4. The bus master sends the CR address of 02h.
5. The TPS65154 acknowledges.
6. The bus master sends the CR contents of 00h.
7. The TPS65154 slave acknowledges.
8. The bus master sends a STOP condition.
9. The bus master sends a START condition.
10. The bus master sends 7-bit slave address plus low  $R/\overline{W}$  bit.
11. TPS65154 slave acknowledges.
12. The bus master sends the WR address of 00h.
13. The TPS65154 acknowledges.
14. The bus master sends a REPEATED START condition.
15. The bus master sends 7-bit slave address plus high  $R/\overline{W}$  bit.
16. The TPS65154 sends the WR contents of 77h (right-justified).
17. The bus master does not acknowledge.
18. The bus master sends a STOP condition.



**Figure 5-23. Reading 77h from IVR**

## 5.6 Register Map

### 5.6.1 Configuration Registers (Excluding VCOM)

Table 5-3 shows the memory map of the configuration parameters.

**Table 5-3. Configuration Memory Map**

REGISTER ADDRESS	REGISTER NAME	FACTORY DEFAULT		DESCRIPTION
00h	CONFIG	02h	KMODE = 0 WPEN = 0 DMODE = 1 RMODE = 0	Sets miscellaneous configuration bits
01h	VCC	03h	2.5 V	Sets the output voltage of the linear regulator ( $V_{CC}$ )
02h	DLY1	02h	10 ms	Sets the start-up delay of the linear regulator ( $V_{CC}$ )
03h	AVDD	0Fh	8.0 V	Sets the output voltage of boost converter 1 ( $AV_{DD}$ )
04h	FSW1	01h	600 kHz	Sets the switching frequency of boost converter 1 ( $AV_{DD}$ )
05h	SS2	04h	20 ms	Sets the soft-start time of boost converter 1 ( $AV_{DD}$ )
06h	DLY2	02h	10 ms	Sets the start-up delay of boost converter 1 ( $AV_{DD}$ )
07h	VGL	09h	–6.8 V	Sets the output voltage of the negative charge pump ( $V_{GL}$ )
08h	SS3	01h	5 ms	Sets the soft-start time of the negative charge pump ( $V_{GL}$ )
09h	DLY3	01h	5 ms	Sets the start-up delay of the negative charge pump ( $V_{GL}$ )
0Ah	VGH	04h	20.0 V	Sets the output voltage of boost converter 2 ( $V_{GH}$ )
0Bh	SS4	01h	5 ms	Sets the soft-start time of boost converter 2 ( $V_{GH}$ )
0Ch	FSW3	01h	600 kHz	Sets the switching frequency of boost converter 3 (WLED)
0Dh	DLY4	02h	10 ms	Sets the start-up delay of the gate voltage shaping function ( $V_{GHM}$ )
0Eh	OVP	03h	39 V	Sets the over-voltage protection threshold of boost converter 3 (WLED)
0Fh	FDIM	07h	22 kHz	Sets the output dimming frequency of the WLED driver in phase-shift dimming mode
10h	RESET	05h	5 ms	Sets the reset pulse duration
11h	VDET	00h	$V_{DET} = V_{UVLO}$	Sets the threshold of the $\overline{RST}$ and $\overline{XAO}$ signals
12h	DLY6	02h	30 ms	Sets the start-up delay of the $\overline{XAO}$ signal
13h	VMAX	07h	3.2 V	Sets the maximum $V_{COM}$ voltage
14h	VMIN	07h	2.7 V	Sets the minimum $V_{COM}$ voltage
15h	USER1	00h	00h	For customer use
FFh	CONTROL	00h		Controls whether read and write operations access RAM or EEPROM registers

### 5.6.1.1 CONFIG (00h)

The CONFIG register can be written to and read from.

**Figure 5-24. CONFIG Register Bit Allocation**

7	6	5	4	3	2	1	0
ADIS	Reserved			KMODE	WPEN	DMODE	RMODE
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-4. CONFIG Register Field Descriptions**

Bit	Field	Value	Description
7	ADIS	0 1	This bit can be used to disable boost converter 1 ( $AV_{DD}$ ), boost converter 2 ( $V_{GH}$ ) and the negative charge pump ( $V_{GL}$ ) during device programming. This bit is volatile and is never stored in EEPROM. It is always reset (that is, ADIS = 0) following power-up, that is, the affected converters are always enabled following power-up. Boost converter 1 ( $AV_{DD}$ ), boost converter 2 ( $V_{GH}$ ), and negative charge pump ( $V_{GL}$ ) enabled. Boost converter 1 ( $AV_{DD}$ ), boost converter 2 ( $V_{GH}$ ), and negative charge pump ( $V_{GL}$ ) disabled.
6-4	Reserved	N/A	These bits are reserved for future use and should be programmed to 0 to ensure proper operation.
3	KMODE	0 1	This bit can be used to enable and disable boost converter 1's active discharge function. Boost converter 1 ( $AV_{DD}$ ) active discharge enabled. Boost converter 1 ( $AV_{DD}$ ) active discharge disabled.
2	WPEN	0 1	This bit can be used to enable and disable the write protect function. Disabled. WP not used and I <sup>2</sup> C interface always active. Enabled. I <sup>2</sup> C interface only active when WP pulled low.
1	DMODE	0 1	This bit determines which dimming mode is used by the WLED driver. Direct dimming. Phase-shift dimming.
0	RMODE	0 1	This bit determines which threshold is used to assert $\overline{RST}$ during power-down. $V_{UVLO}$ threshold used. $V_{DET}$ threshold used.

### 5.6.1.2 VCC (01h)

The VCC register can be written to and read from.

**Figure 5-25. VCC Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented						VCC	
						R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-5. VCC Register Field Descriptions**

Bit	Field	Value	Description
7-2	Not implemented	N/A	These bits are not implemented. During write operations, data for these bits is ignored, and during read operations 0 is returned.
1-0	VCC	0h 1h 2h 3h	These bits determine the output voltage of the linear regulator ( $V_{CC}$ ). 1.0 V 1.2 V 1.89 V 2.5 V



### 5.6.1.3 DLY1 (02h)

The DLY1 register can be written to and read from.

**Figure 5-26. DLY1 Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented				DLY1			
R/W-0				R/W-0		R/W-1	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-6. DLY1 Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during write operations 0 is returned.
3-0	DLY1	0h 1h 2h 3h 4h 5h 6h 7h 8h 9h Ah Bh Ch Dh Eh Fh	These bits determine how soon after $V_{IN} > V_{UVLO}$ the linear regulator ( $V_{CC}$ ) starts. 0 ms 5 ms 10 ms 15 ms 20 ms 25 ms 30 ms 35 ms 40 ms 45 ms 50 ms 55 ms 60 ms 65 ms 70 ms 75 ms

#### 5.6.1.4 AVDD (03h)

The AVDD register can be written to and read from.

**Figure 5-27. AVDD Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented			AVDD				
R/W-0			R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-7. AVDD Register Field Descriptions**

Bit	Field	Value	Description
1	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
0	AVDD	00h 6.5 V 01h 6.6 V 02h 6.7 V 03h 6.8 V 04h 6.9 V 05h 7.0 V 06h 7.1 V 07h 7.2 V 08h 7.3 V 09h 7.4 V 0Ah 7.5 V 0Bh 7.6 V 0Ch 7.7 V 0Dh 7.8 V 0Eh 7.9 V 0Fh 8.0 V 10h 8.1 V 11h 8.2 V 12h 8.3 V 13h 8.4 V 14h 8.5 V 15h 8.6 V 16h 8.7 V 17h 8.8 V 18h 8.9 V 19h 9.0 V 1Ah 9.1 V 1Bh 9.2 V 1Ch 9.3 V 1Dh 9.4 V 1Eh 9.5 V 1Fh 9.6 V	These bits determine the output voltage of boost converter 1 (AV <sub>DD</sub> ).

### 5.6.1.5 FSW1 (04h)

The FSW1 register can be written to and read from.

**Figure 5-28. FSW1 Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented						FSW1	
						R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-8. FSW1 Register Field Descriptions**

Bit	Field	Value	Description
7-2	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
1-0	FSW1	0h 1h 2h 3h	These bits determine the switching frequency of boost converter 1 ( $AV_{DD}$ ). 400 kHz 600 kHz 800 kHz 1 MHz

### 5.6.1.6 SS2 (05h)

The SS2 register can be written to and read from.

**Figure 5-29. SS2 Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented				SS2			
R/W-0				R/W-1		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-9. SS2 Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	SS2	0h 1h 2h 3h 4h 5h 6h 7h 8h 9h Ah Bh Ch Dh Eh Fh	These bits determine the soft-start time of boost converter 1 ( $AV_{DD}$ ). 0.5 ms 5 ms 10 ms 15 ms 20 ms 25 ms 30 ms 35 ms 40 ms 45 ms 50 ms 55 ms 60 ms 65 ms 70 ms 75 ms

### 5.6.1.7 DLY2 (06h)

The DLY2 register can be written to and read from.

**Figure 5-30. DLY2 Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented				DLY2			
R/W-0				R/W-0		R/W-1	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-10. DLY2 Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	DLY2	0h 1h 2h 3h 4h 5h 6h 7h 8h 9h Ah Bh Ch Dh Eh Fh	These bits determine how soon after $\overline{\text{RST}}$ goes high boost converter 1 ( $\text{AV}_{\text{DD}}$ ) starts. 0 ms 5 ms 10 ms 15 ms 20 ms 25 ms 30 ms 35 ms 40 ms 45 ms 50 ms 55 ms 60 ms 65 ms 70 ms 75 ms

### 5.6.1.8 VGL (07h)

The VGL register can be written to and read from.

**Figure 5-31. VGL Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented				VGL			
R/W-1				R/W-0		R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-11. VGL Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	VGL	0h 1h 2h 3h 4h 5h 6h 7h 8h 9h Ah Bh Ch Dh Eh Fh	These bits determine the output voltage of the negative charge pump (V <sub>GL</sub> ). -5.0 V -5.2 V -5.4 V -5.6 V -5.8 V -6.0 V -6.2 V -6.4 V -6.6 V -6.8 V -7.0 V -7.2 V -7.4 V -7.6 V -7.8 V -8.0 V

### 5.6.1.9 SS3 (08h)

The SS3 register can be written to and read from.

**Figure 5-32. SS3 Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented					SS3		
					R/W-0	R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-12. SS3 Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	SS3	0h 1h 2h 3h 4h 5h 6h 7h	These bits determine the soft-start time of the negative charge pump ( $V_{GL}$ ). 0.256 ms 5 ms 10 ms 15 ms 20 ms 25 ms 30 ms 35 ms

### 5.6.1.10 DLY3 (09h)

The DLY3 register can be written to and read from.

**Figure 5-33. DLY3 Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented					DLY3		
R/W-0					R/W-0		R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-13. DLY3 Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	DLY3	0h 0 ms 1h 5 ms 2h 10 ms 3h 15 ms 4h 20 ms 5h 25 ms 6h 30 ms 7h 35 ms	These bits determine how soon after boost converter 1 ( $AV_{DD}$ ) starts the negative charge pump ( $V_{GL}$ ) starts.



### 5.6.1.11 VGH (0Ah)

The VGH register can be written to and read from.

**Figure 5-34. VGH Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented				VGH			
R/W-0				R/W-1		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-14. VGH Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	VGH	0h 1h 2h 3h 4h 5h 6h 7h 8h 9h Ah Bh Ch Dh Eh Fh	These bits determine the output voltage of boost converter 2 ( $V_{GH}$ ). 18.0 V 18.5 V 19.0 V 19.5 V 20.0 V 20.5 V 21.0 V 21.5 V 22.0 V 22.5 V 23.0 V 23.5 V 24.0 V 24.5 V 25.0 V 25.5 V

### 5.6.1.12 SS4 (0Bh)

The SS4 register can be written to and read from.

**Figure 5-35. SS4 Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented					SS4		
R/W-0					R/W-0	R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-15. SS4 Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	SS4	0h 1h 2h 3h 4h 5h 6h 7h	These bits determine the soft-start time of boost converter 2 ( $V_{GH}$ ). 0.256 ms 5 ms 10 ms 15 ms 20 ms 25 ms 30 ms 35 ms

### 5.6.1.13 FSW3 (0Ch)

The FSW3 register can be written to and read from.

**Figure 5-36. FSW3 Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented						FSW3	
						R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-16. FSW3 Register Field Descriptions**

Bit	Field	Value	Description
7-2	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
1-0	FSW3	0h 1h 2h 3h	These bits determine the switching frequency of boost converter 3 (WLED). 400 kHz 600 kHz 800 kHz 1 MHz

#### 5.6.1.14 DLY4 (0Dh)

The DLY4 register can be written to and read from.

**Figure 5-37. DLY4 Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented					DLY4		
R/W-0					R/W-1	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-17. DLY4 Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	DLY4	0h 1h 2h 3h 4h 5h 6h 7h	These bits determine the start-up delay of the gate voltage shaping function. 0 ms 5 ms 10 ms 15 ms 20 ms 25 ms 30 ms 35 ms

### 5.6.1.15 OVP (0Eh)

The OVP register can be written to and read from.

**Figure 5-38. OVP Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented						OVP	
						R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-18. OVP Register Field Descriptions**

Bit	Field	Value	Description
7-2	Not implemented	N/A	These bits are not implemented. During write operations, data for these bits is ignored, and during read operations 0 is returned.
1-0	OVP	0h 1h 2h 3h	These bits determine the overvoltage threshold of boost converter 3 (WLED). 30 V 33 V 36 V 39 V

### 5.6.1.16 FDIM (OFh)

The FDIM register can be written to and read from.

**Figure 5-39. FDIM Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented					FDIM		
R/W-1					R/W-1	R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-19. FDIM Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	FDIM	0h 1h 2h 3h 4h 5h 6h 7h	These bits determine the WLED driver's output dimming frequency in phase-shift dimming mode. 15 kHz 16 kHz 17 kHz 18 kHz 19 kHz 20 kHz 21 kHz 22 kHz

### 5.6.1.17 RESET (10h)

The RESET register can be written to and read from.

**Figure 5-40. RESET Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented				RESET			
R/W-0				R/W-1		R/W-0	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-20. RESET Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	RESET	0h 1h 2h 3h 4h 5h 6h 7h 8h 9h Ah Bh Ch Dh Eh Fh	These bits determine the duration of the reset pulse ( $\overline{RST}$ ). 0 ms 1 ms 2 ms 3 ms 4 ms 5 ms 6 ms 7 ms 8 ms 9 ms 10 ms 11 ms 12 ms 13 ms 14 ms 15 ms

### 5.6.1.18 VDET (11h)

The VDET register can be written to and read from.

**Figure 5-41. VDET Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented				VDET			
R/W-0				R/W-0		R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-21. VDET Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	VDET	0h $V_{UVLO}$ 1h 2.0 V 2h 2.1 V 3h 2.2 V 4h 2.3 V 5h 2.4 V 6h 2.5 V 7h 2.6 V 8h 2.7 V 9h 2.8 V Ah 2.9 V Bh 3.0 V Ch 3.0 V Dh 3.0 V Eh 3.0 V Fh 3.0 V	These bits determine the threshold voltage of the $\overline{XAO}$ signal.



### 5.6.1.19 DLY6 (12h)

The DLY6 register can be written to and read from.

**Figure 5-42. DLY6 Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented					DLY6		
R/W-0					R/W-1	R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-22. DLY6 Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	DLY6	0h 1h 2h 3h 4h 5h 6h 7h	These bits determine the start-up delay time of the $\overline{\text{XAO}}$ signal. 0 ms 5 ms 10 ms 15 ms 20 ms 25 ms 30 ms 35 ms

### 5.6.1.20 VMAX (13h)

The VMAX register can be written to and read from.

**Figure 5-43. VMAX Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented				VMAX			
R/W-0				R/W-1		R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-23. VMAX Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	VMAX	0h 1h 2h 3h 4h 5h 6h 7h 8h 9h Ah Bh Ch Dh Eh Fh	These bits determine the maximum $V_{COM}$ voltage. $2.5/8 \times AV_{DD}$ $2.6/8 \times AV_{DD}$ $2.7/8 \times AV_{DD}$ $2.8/8 \times AV_{DD}$ $2.9/8 \times AV_{DD}$ $3.0/8 \times AV_{DD}$ $3.1/8 \times AV_{DD}$ $3.2/8 \times AV_{DD}$ $3.3/8 \times AV_{DD}$ $3.4/8 \times AV_{DD}$ $3.5/8 \times AV_{DD}$ $3.6/8 \times AV_{DD}$ $3.7/8 \times AV_{DD}$ $3.8/8 \times AV_{DD}$ $3.9/8 \times AV_{DD}$ $4.0/8 \times AV_{DD}$

### 5.6.1.21 VMIN (14h)

The VMIN register can be written to and read from.

**Figure 5-44. VMIN Register Bit Allocation**

7	6	5	4	3	2	1	0
Not Implemented				VMIN			
R/W-0				R/W-1		R/W-1	R/W-1

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-24. VMIN Register Field Descriptions**

Bit	Field	Value	Description
7-4	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
3-0	VMIN	0h 1h 2h 3h 4h 5h 6h 7h 8h 9h Ah Bh Ch Dh Eh Fh	These bits determine the minimum $V_{COM}$ voltage. $2.0/8 \times AV_{DD}$ $2.1/8 \times AV_{DD}$ $2.2/8 \times AV_{DD}$ $2.3/8 \times AV_{DD}$ $2.4/8 \times AV_{DD}$ $2.5/8 \times AV_{DD}$ $2.6/8 \times AV_{DD}$ $2.7/8 \times AV_{DD}$ $2.8/8 \times AV_{DD}$ $2.9/8 \times AV_{DD}$ $3.0/8 \times AV_{DD}$ $3.1/8 \times AV_{DD}$ $3.2/8 \times AV_{DD}$ $3.3/8 \times AV_{DD}$ $3.4/8 \times AV_{DD}$ $3.5/8 \times AV_{DD}$

### 5.6.1.22 USER (15h)

The USER register can be written to and read from.

**Figure 5-45. USER Register Bit Allocation**

7	6	5	4	3	2	1	0
USER							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-25. USER Register Field Descriptions**

Bit	Field	Value	Description
7-0	USER	N/A	These bits are free for customer use. Their contents have no effect on device operation.

### 5.6.1.23 CONTROL (FFh)

**Figure 5-46. CONTROL Register Bit Allocation**

7	6	5	4	3	2	1	0
WED	Not Implemented						RED
R/W-0							R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-26. CONTROL Register Field Descriptions**

Bit	Field	Value	Description
7	WED	0h 1h	This bit determines whether write operations affect the contents of the volatile or non-volatile registers. Not applicable (see below). Data is copied from the RAM registers to the EEPROM registers. This bit is automatically reset upon completion of this task.
6-1	Not Implemented	N/A	These bits are not implemented. During write operations data for these bits is ignored, and during read operations 0 is returned.
0	RED	0h 1h	This bit determines whether read operations return the contents of the volatile or non-volatile registers. Volatile register data is returned. Non-volatile register data is returned.

## 5.6.2 VCOM Registers

### 5.6.2.1 VCOM DATA (Slave Address 28h, Register Address 00h)

The VCOM DATA register can be written to and read from.

**Figure 5-47. VCOM DATA Register Bit Allocation**

7	6	5	4	3	2	1	0
NI	VCOM						
R-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-27. VCOM DATA Register Bit Description**

Bit	Field	Value	Description
7	Not implemented	N/A	This bit is reserved for future use and should be programmed to 0 for proper operation.
6-0	VCOM	N/A	Bits 6 through 0 set the value of the $V_{COM}$ voltage. $V_{COM} = (VCOM/127) \times (V_{MAX} - V_{MIN}) + V_{MIN}$

### 5.6.2.2 VCOM CONTROL (Slave Address 28h, Register Address 02h)

The VCOM CONTROL register is write-only.

**Figure 5-48. VCOM CONTROL Register Bit Allocation**

7	6	5	4	3	2	1	0
SEL	Not Implemented						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

**Table 5-28. VCOM CONTROL Register Bit Description**

Bit	Field	Value	Description
7	SEL	0 1	The SEL bit determines whether read/write operations to the VCOM DATA register access the IVR, the WR, or both. Write operations store data in the IVR <i>and</i> WR. Read operations return the contents of the IVR. Write operations store data in the WR only. Read operations return the contents of the WR.
6-0	Not implemented	N/A	Bits 6 through 0 are reserved for future use. They should be programmed to 0 for proper operation.

## 6 Application and Implementation

---

### NOTE

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 6.1 Application Information


The TPS65154 device is intended primarily for use in notebook PC and tablet applications. It needs these two supply voltages

- A regulated 3.3-V or 5-V supply for the LCD bias functions
- A direct connection to the battery for the WLED driver functions

The device configuration parameters are set by I<sup>2</sup>C interface and stored in the on-chip nonvolatile memory.

### 6.2 Typical Application

[Figure 6-1](#) shows the recommended application circuit for typical applications. The I<sup>2</sup>C interface is used to optimize the circuit's operating parameters for a specific application. If different component values are used, make sure that the values are within the recommended operating conditions (see [Recommended Operating Conditions](#)). If different component values are used, the compensation components may also need to be optimized for stability and best performance.



Copyright © 2016, Texas Instruments Incorporated

**Figure 6-1. Typical Application Circuit****6.2.1 Design Requirements**

This design example uses the parameters listed in [Table 6-1](#) as the input parameters.

**Table 6-1. Input Parameters**

PARAMETER	SYMBOL	VALUE
Input supply voltage – LCD bias functions	$V_{IN}$	3.3 V
Input supply voltage – WLED driver	$V_{BAT}$	9 V to 21 V



**Table 6-1. Input Parameters (continued)**

PARAMETER	SYMBOL	VALUE
Boost converter 1 output voltage	$AV_{DD}$	8 V
Inverting charge pump output voltage	$V_{GL}$	–6.8 V
Boost converter 2 output voltage	$V_{GH}$	20 V
Linear regulator output voltage	$V_{CC}$	2.5 V
WLED driver output current (per string)	$I_{SET}$	50 mA

## 6.2.2 Detailed Design Procedure

### 6.2.2.1 External Component Selection

Care should be applied to the choice of external components since they greatly affect overall performance. The TPS65154 was developed with the twin goals of high performance and small/low-profile solution size. Since these two goals are often in direct opposition to one another (for example, larger inductors tend to achieve higher efficiencies), some trade-off is always necessary.

Inductors must have adequate current capability so that they do not saturate under worst-case conditions. For high efficiency, they should also have low dc resistance (DCR).

Capacitors must have adequate *effective* capacitance under the applicable dc bias conditions they experience in the application. MLCC capacitors typically exhibit only a fraction of their nominal capacitance under real-world conditions and this must be taken into consideration when selecting them. This problem is especially acute in low profile capacitors, in which the dielectric field strength is higher than in taller components. In general, the capacitance values shown in circuit diagrams in this data sheet refer to the *effective* capacitance after dc bias effects have been taken into consideration. Reputable capacitor manufacturers provide capacitance versus dc bias curves that greatly simplify component selection.

The following tables list some components suitable for use with the TPS65154. The list is not exhaustive – other components may exist that are equally suitable (or better), however, these components have been proven to work well and were used extensively during the development of the TPS65154.

**Table 6-2. Linear Regulator External Component Recommendations**

REF.	DESCRIPTION	PART NUMBER	MANUFACTURER	MAX. THICKNESS
C <sub>OUT</sub>	10 $\mu$ F, 6.3 V, $\pm$ 20%, X5R, 0603	GRM188R60J106ME84	Murata	0.95 mm

**Table 6-3. Boost Converter 1 External Components**

REF.	DESCRIPTION	PART NUMBER	MANUFACTURER	MAX. THICKNESS
L	10 $\mu$ H, 1.5 A, 0.205 $\Omega$	NRS6012T100MMGG	Taiyo Yuden	1.2 mm
C <sub>OUT</sub>	10 $\mu$ F, 16 V, $\pm$ 10%, X5R, 1206	GRM319R61C106KE15D	Murata	0.85 $\pm$ 0.1 mm

**Table 6-4. Boost Converter 2 External Components**

REF.	DESCRIPTION	PART NUMBER	MANUFACTURER	MAX. THICKNESS
L	10 $\mu$ H, 0.6 A	NRH3010T100MN	Taiyo Yuden	1 mm
C <sub>OUT</sub>	4.7 $\mu$ F, 50 V, $\pm$ 10%, X5R, 1206	GRM319R61H475KA12	Murata	0.95 mm

**Table 6-5. Boost Converter 3 External Components**

REF.	DESCRIPTION	PART NUMBER	MANUFACTURER	MAX. THICKNESS
L	10 $\mu$ H, 1.5 A, 0.205 $\Omega$	NRS6012T100MMGGJ	Taiyo Yuden	1.2 mm
C <sub>OUT</sub>	4.7 $\mu$ F, 50 V, $\pm$ 10%, X5R, 1206	GRM319R61H475KA12	Murata	0.95 mm

## 6.2.3 Application Curves




Figure 6-2. Boost Converter 1 (AVDD) Efficiency




Figure 6-3. Boost Converter 1 (AVDD) Line Regulation




Figure 6-4. Boost Converter 1 (AVDD) Load Regulation




Figure 6-5. Boost Converter 1 (AVDD) Line Transient Response




Figure 6-6. Boost Converter 1 (AVDD) Load Transient Response







Figure 6-7. Boost Converter 1 (AVDD) Output Voltage Ripple




**Figure 6-8. Boost Converter 1 ( $A_{VDD}$ ) Switching Waveforms**




**Figure 6-9. Boost Converter 2 ( $V_{GH}$ ) Efficiency**




**Figure 6-10. Boost Converter 2 ( $V_{GH}$ ) Line Regulation**









**Figure 6-11. Boost Converter 2 ( $V_{GH}$ ) Load Regulation**




**Figure 6-12. Boost Converter 2 ( $V_{GH}$ ) Load Transient Response**




**Figure 6-13. Boost Converter 2 ( $V_{GH}$ ) Output Voltage Ripple**


Figure 6-14. Boost Converter 2 ( $V_{GH}$ ) Switching WaveformsFigure 6-15. Boost Converter 2 ( $V_{GH}$ ) Switching FrequencyFigure 6-16. Linear Regulator ( $V_{CC}$ ) Line RegulationFigure 6-17. Linear Regulator ( $V_{CC}$ ) Load RegulationFigure 6-18. Linear Regulator ( $V_{CC}$ ) Line Transient ResponseFigure 6-19. Linear Regulator ( $V_{CC}$ ) Load Transient Response




**Figure 6-20. Negative Charge Pump ( $V_{GL}$ ) Load Regulation**




**Figure 6-21. Negative Charge Pump ( $V_{GL}$ ) Load Transient Response**




**Figure 6-22. Negative Charge Pump ( $V_{GL}$ ) Output Voltage Ripple**



**Figure 6-23. Gate Voltage Shaping ( $V_{GHM}$ ) Switching Waveforms**



**Figure 6-24. VCOM Buffer Large-Signal Response**



**Figure 6-25. VCOM Buffer Small-Signal Bandwidth**




Figure 6-26. VCOM Buffer Peak Output Current




Figure 6-27. LCD Bias Power-Up Sequencing




Figure 6-28. LCD Bias Power-Up Sequencing




Figure 6-29. LCD Bias Power-Up Sequencing




Figure 6-30. LCD Bias Power-Up Sequencing




Figure 6-31. LCD Bias Power-Down Sequencing




Figure 6-32. LCD Bias Power-Down Sequencing




Figure 6-33. LCD Bias Power-Down Sequencing




Figure 6-34. LCD Bias Power-Down Sequencing




Figure 6-35. Boost Converter 3 ( $V_{LED}$ ) Efficiency




Figure 6-36. Boost Converter 3 ( $V_{LED}$ ) Efficiency












Figure 6-37. Boost Converter 3 ( $V_{LED}$ ) Efficiency

Figure 6-38. Boost Converter 3 ( $V_{LED}$ ) Line RegulationFigure 6-39. Boost Converter 3 ( $V_{LED}$ ) Load RegulationFigure 6-40. Boost Converter 3 ( $V_{LED}$ ) Line Transient ResponseFigure 6-41. Boost Converter 3 ( $V_{LED}$ ) Load Transient ResponseFigure 6-42. Boost Converter 3 ( $V_{LED}$ ) Output Voltage RippleFigure 6-43. Boost Converter 3 ( $V_{LED}$ ) Switching Waveforms







**Figure 6-44. PWM Direct Dimming Waveforms**




**Figure 6-45. PWM Phase-Shifted Dimming**




**Figure 6-46. WLED Driver Power-Up Sequence**



**Figure 6-47. WLED Driver Power-Up Sequence**



**Figure 6-48. WLED Driver Power-Up Sequence**



**Figure 6-49. WLED Driver Power-Up Sequence**




Figure 6-50. WLED Driver Power-Up Sequence




Figure 6-51. WLED Driver Power-Up Sequence




Figure 6-52. Thermal Shutdown

## 7 Power Supply Recommendations

The TPS65154 device is designed to operate with two input supplies:

- One supply in the range 2 V to 5.5 V powers the LCD bias functions. Typically, this is a regulated 3.3-V or 5-V supply generated by a dc-dc converter somewhere else in the system. Note that this supply must be higher than 2.5 V if the user wants to program the EEPROM.
- One supply in the range 4.5 V to 24 V powers the WLED driver boost converter. Typically, this is an unregulated supply taken from the battery system in a notebook PC or tablet.

The input supplies must be stable and free of noise to achieve the full performance of the device. If the input supplies are located more than a few centimeters away from the TPS65154 device, additional bulk capacitance may be required. The input capacitance shown in [Figure 6-1](#) is sufficient for typical applications.

## 8 Layout

### 8.1 Layout Guidelines

The PCB layout is an important step in a power supply design. An incorrect layout can cause converter instability, load regulation problems, noise, and EMI issues. The list of recommendations below highlights the most important points to consider when doing the layout for the TPS65154 device. However, all PCB layout is a trade-off between theory and practice, and some compromise is always necessary.

- If possible, use a 4-layer PCB. Route high di/dt signals on layer 1 and use the second layer to form a solid ground plane. If a 2-layer PCB is used, route high di/dt signals on layer 1 and add a copper pour connected to ground on the bottom layer.
- Place a decoupling capacitor close to the VIN pin. Use short, wide traces on layer 1 to connect to it.
- Place at least one of the boost converter 1 output capacitors close to the device. Use short, wide traces on layer 1 to connect it between pins 3 and 4, and pin 6.
- Place the boost converter 3 rectifier diode and output capacitor close to the device. Use short, wide traces on layer 1 to connect them to pins 9 and 10.
- Place the boost converter 2 rectifier diode and output capacitor close to the device. Use short, wide traces on layer 1 to connect them to pins 33 and 34.
- Place the flying capacitor connected to pins 19 and 20 and the output capacitor connected to pin 18 close to the device. Use short, wide traces on layer 1 to connect to them.
- Place the VCOM buffer decoupling capacitor connected between pin 2 and pin 47 close to the device. Use short, wide traces on layer 1 to connect to it.
- Route the signals to the compensation components connected to pin 7, pin 40 and pin 46 away from noisy signals.
- Use thermal vias to connect the thermal pad to a large, unbroken copper ground plane (typically, on layer 2).

### 8.2 Layout Example

[Figure 8-1](#) shows the main features of the TPS65154 Evaluation Module PCB layout.




Figure 8-1. Example PCB Layout

## 9 器件和文档支持

### 9.1 器件支持

#### 9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 9.2 接收文档更新通知

如需接收文档更新通知，请访问 [ti.com](http://ti.com) 上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

### 9.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范 and 标准且不一定反映 TI 的观点；请见 TI 的[使用条款](#)。

**TI E2E™ 在线社区** [TI 工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的是为了促进工程师之间协作。在 [e2e.ti.com](http://e2e.ti.com) 中，您可以咨询问题、共享知识、探索思路，在同领域工程师的帮助下解决问题。

**德州仪器 (TI) 嵌入式处理器维基网站** [德州仪器 \(TI\) 嵌入式处理器维基网站](#)。此网站的建立是为了帮助开发人员从德州仪器 (TI) 的嵌入式处理器入门并且也为了促进与这些器件相关的硬件和软件的总体知识的创新和增长。

### 9.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 9.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 机械、封装和可订购信息

### 10.1 封装信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本，请查阅左侧的导航栏。

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS65154RSLR</a>	Active	Production	VQFN (RSL)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65154
TPS65154RSLR.A	Active	Production	VQFN (RSL)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65154

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65154RSLR	VQFN	RSL	48	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65154RSLR	VQFN	RSL	48	2500	552.0	367.0	38.0

## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPS65154RSLR	RSL	VQFN	48	2500	381.5	7.92	2286	0
TPS65154RSLR.A	RSL	VQFN	48	2500	381.5	7.92	2286	0

## GENERIC PACKAGE VIEW


**RSL 48**


**VQFN - 1 mm max height**

6 x 6, 0.4 mm pitch


QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



**RSL0048G****PACKAGE OUTLINE****VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RSL0048G

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4231403/A 12/2024

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RSL0048G

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.1 MM THICK STENCIL  
SCALE: 15X

EXPOSED PAD 49  
71% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4231403/A 12/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月