


TPS746-Q1 采用小型可湿性侧面 WSON 封装且具有电源正常状态指示功能的汽车类 1A LDO

1 特性

- 符合面向汽车应用的 AEC-Q100 标准：
 - 温度等级 1：-40°C 至 +125°C， T_A
- 器件工作结温范围：
 - 40°C 至 +150°C
- 封装：
 - 2mm × 2mm 可湿性侧面 WSON 封装
 - 3mm × 3mm 可湿性侧面 VSON 封装
- 输入电压范围：1.5V 至 6.0V
- 输出电压范围：
 - 固定电压：0.65V 至 5.0V
 - 可调节电压：0.55V 至 5.5V
- 高 PSRR：100kHz 时为 38dB
- 输出精度：典型值为 $\pm 0.85\%$ ，最大值为 $\pm 1.5\%$
- 电源正常输出选项：
 - 开漏或推挽
- 超低压降：
 - 1A 电流时 265mV (最大值) ($3.3V_{OUT}$)
- 与 1 μ F 或更大的电容器搭配使用时可保持稳定
- 低 I_Q ：25 μ A (典型值)
- 有源输出放电
- 提供功能安全
 - 可提供用于功能安全系统设计的文档
- 低热阻：
 - DRV (6 引脚 WSON)， $R_{\theta JA} = 80.3^\circ\text{C/W}$
 - DRB (8 引脚 VSON)， $R_{\theta JA} = 55.5^\circ\text{C/W}$

2 应用

- 汽车音响主机
- 前置摄像头和后置摄像头
- 汽车仪表组显示屏
- 远程信息处理控制单元
- 中距离、短距离雷达



典型应用：固定电压版本

3 说明

TPS746-Q1 是一款具有电源正常指示功能的 1A 超低压降稳压器 (LDO)。此器件采用具有可湿性侧面的小型 6 引脚 2mm × 2mm WSON 封装和小型 8 引脚、3mm × 3mm VSON 封装，便于进行光学检测。TPS746-Q1 具有低静态电流消耗，并且可提供快速线路和负载瞬态性能。

TPS746-Q1 支持 1.5V 至 6.0V 的输入电压范围和 0.55V 至 5.5V 的外部可调输出电压范围，因而是一款灵活的后置稳压器件。该器件还提供固定输出电压，为常用电压轨供电。


TPS746-Q1 具有可监控反馈引脚电压的电源正常 (PG) 输出，用于指示输出电压状态。EN 输入和 PG 输出可用于对系统中多个电源进行定序。

TPS746-Q1 在与支持小尺寸总体解决方案的小型陶瓷输出电容器搭配使用时，可保持稳定。精密带隙和误差放大器具有高精度特性，在 25°C 时可提供 $\pm 0.85\%$ (最大值) 的精度，在整个工作温度范围内可提供 $\pm 1.5\%$ (最大值) 的精度。该器件包括集成的热关断、电流限制和欠压锁定 (UVLO) 功能。TPS746-Q1 具有内部折返电流限制，有助于在短路事件中减少热耗散。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS746-Q1	可湿性侧面 WSON (6)	2.00mm × 2.00mm
	可湿性侧面 VSON (8)	3.00mm × 3.00mm

- (1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



典型应用：可调电压版本



Table of Contents

1 特性	1	7.4 Device Functional Modes.....	19
2 应用	1	8 Application and Implementation	20
3 说明	1	8.1 Application Information.....	20
4 Revision History	2	8.2 Typical Application.....	27
5 Pin Configuration and Functions	3	9 Power Supply Recommendations	28
6 Specifications	4	10 Layout	29
6.1 Absolute Maximum Ratings.....	4	10.1 Layout Guidelines.....	29
6.2 ESD Ratings.....	4	10.2 Layout Examples.....	29
6.3 Recommended Operating Conditions.....	4	11 Device and Documentation Support	30
6.4 Thermal Information.....	5	11.1 Device Support.....	30
6.5 Electrical Characteristics.....	5	11.2 Documentation Support.....	30
6.6 Timing Requirements.....	6	11.3 接收文档更新通知.....	30
6.7 Typical Characteristics.....	7	11.4 支持资源.....	30
7 Detailed Description	15	11.5 Trademarks.....	30
7.1 Overview.....	15	11.6 Electrostatic Discharge Caution.....	30
7.2 Functional Block Diagrams.....	15	11.7 术语表.....	31
7.3 Feature Description.....	17		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision B (January 2021) to Revision C (May 2022)	Page
• 将 DRB $R_{\theta JA}$ 从 $62.0^{\circ}C/W$ 更改为 $55.5^{\circ}C/W$ 并添加了功能安全要点.....	1
• 通篇将 DRB 封装的 WSON 更改为 VSON.....	1
• Updated thermal table to reflect correct values and package name.....	5

Changes from Revision A (October 2019) to Revision B (January 2021)	Page
• 将 DRB 封装从预发布更改为量产数据.....	1
• Added limits to I_{SC} and t_{STR} in <i>Electrical Characteristics</i> table.....	4
• Changed V_{DO} and $V_{OL(PG)}$ conditions to correct values in <i>Electrical Characteristics</i> table.....	4

5 Pin Configuration and Functions




图 5-1. DRV Package, 6-Pin Adjustable WSON (Top View)




图 5-2. DRV Package, 6-Pin Fixed WSON (Top View)




图 5-3. DRB Package, 8-Pin Adjustable VSON (Top View)




图 5-4. DRB Package, 8-Pin Fixed VSON (Top View)

表 5-1. Pin Functions

NAME	PIN				I/O	DESCRIPTION
	DRV (Fixed)	DRV (Adjust)	DRB (Fixed)	DRB (Adjust)		
EN	4	4	5	5	Input	Enable pin. Drive EN greater than $V_{EN(HI)}$ to turn on the regulator. Drive EN less than $V_{EN(LO)}$ to put the low-dropout regulator (LDO) into shutdown mode.
FB	—	2	—	3	—	This pin is used as an input to the control loop error amplifier and is used to set the output voltage of the LDO.
GND	3	3	4	4	—	Ground pin.
IN	6	6	8	8	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground as listed in the Recommended Operating Conditions table and the Input and Output Capacitor Selection section. Place the input capacitor as close to the output of the device as possible.
NC	2	—	2, 3, 7	2, 7	—	No internal connection. Ground this pin for better thermal performance.
OUT	1	1	1	1	Output	Regulated output voltage pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground; see the Recommended Operating Conditions table and the Input and Output Capacitor Selection section. Place the output capacitor as close to the output of the device as possible.
PG	5	5	6	6	Output	Power-good output. Available in open-drain and push-pull topologies. A pullup resistor is required for the open-drain version. For the open-drain version, if the power-good functionality is not being used, ground this pin or leave floating. For the push-pull version, if the power-good functionality is not being used, leave this pin floating.
Thermal Pad					—	The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply, V_{IN}	- 0.3	6.5	V
	Enable, V_{EN}	- 0.3	6.5	
	Feedback, V_{FB}	- 0.3	2.0	
	Power-good, V_{PG}	- 0.3	6.5	
	Output, V_{OUT}	- 0.3	$V_{IN} + 0.3$ ⁽²⁾	
Current	Output, I_{OUT}	Internally limited		
	Power-good, I_{PG}		±10	mA
Temperature	Operating junction, T_J	- 40	150	°C
	Storage, T_{stg}	- 65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The absolute maximum rating is $V_{IN} + 0.3$ V or 6.0 V, whichever is smaller.

6.2 ESD Ratings

		VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per AEC Q100-011, corner pins	±750	
		Charged-device model (CDM), per AEC Q100-011, other pins	±500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage	1.5		6.0	V
V_{OUT}	Output voltage	Adjustable version		5.5	V
		Fixed version	0.65	5.0	
I_{OUT}	Output current	0		1	A
C_{IN}	Input capacitor	1			µF
C_{OUT}	Output capacitor ⁽¹⁾	1		220	µF
C_{FF}	Feed-forward capacitor		10		nF
V_{EN}	Enable voltage	0		6.0	V
f_{EN}	Enable toggle frequency			10	kHz
V_{PG}	PG voltage	0		6.0	V
T_J	Junction temperature	- 40		150	°C

- (1) Minimum derated capacitance of 0.47 µF is required for stability.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS746-Q1		UNIT
		DRV (WSON)	DRB (VSON)	
		6 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	80.3	55.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	98.7	70.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	44.8	28.0	°C/W
ψ _{JT}	Junction-to-top characterization parameter	6.1	4.3	°C/W
ψ _{JB}	Junction-to-board characterization parameter	45.0	28.0	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	20.8	10.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at operating temperature range ($T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$), $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 1.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted); all typical values at $T_J = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V _{FB}	Feedback voltage		0.55		V		
	Output accuracy ⁽¹⁾	T _J = 25°C -40°C ≤ T _J ≤ 85°C -40°C ≤ T _J ≤ 150°C	-0.85% -1.00% -1.50%	0.85% 1.00% 1.50%			
	Line regulation	V _{OUT(NOM)} + 0.5 V ⁽²⁾ ≤ V _{IN} ≤ 6.0 V	2	7.5	mV		
	Load regulation	0.1 mA ≤ I _{OUT} ≤ 1 A, V _{IN} ≥ 2.0 V	0.030		V/A		
I _{GND}	Ground current	I _{OUT} = 0 mA	T _J = 25°C -40°C ≤ T _J ≤ 150°C	25 36	32 36	μA	
I _{SHDN}	Shutdown current	V _{EN} ≤ 0.3 V, 1.5 V ≤ V _{IN} ≤ 6.0 V	-40°C ≤ T _J ≤ 125°C -40°C ≤ T _J ≤ 150°C	0.1 0.1	1 1.55	μA	
I _{FB}	Feedback pin current	Adjustable only		0.01	0.1	μA	
I _{CL}	Output current limit	V _{OUT(NOM)} < 1 V, V _{OUT} = V _{OUT(NOM)} - 0.2 V, V _{IN} = 2.0 V V _{OUT(NOM)} ≥ 1 V, V _{OUT} = V _{OUT(NOM)} × 0.85, V _{IN} = V _{OUT(NOM)} + 1.0 V		1.22	1.5	1.83	A
I _{SC}	Short-circuit current limit	V _{OUT} = 0 V	V _{OUT(NOM)} < 1 V, V _{IN} = 2.0 V V _{OUT(NOM)} ≥ 1 V, V _{IN} = V _{OUT(NOM)} + 1.0 V	500	680	850	mA
V _{DO}	Dropout voltage	I _{OUT} = 1 A, V _{OUT} = 0.95 × V _{OUT(NOM)}	0.65 V ≤ V _{OUT} < 0.8 V ⁽³⁾ 0.8 V ≤ V _{OUT} < 0.9 V 0.9 V ≤ V _{OUT} < 1.0 V 1.0 V ≤ V _{OUT} < 1.2 V 1.2 V ≤ V _{OUT} < 1.5 V 1.5 V ≤ V _{OUT} < 1.8 V 1.8 V ≤ V _{OUT} < 2.5 V 2.5 V ≤ V _{OUT} < 3.3 V 3.3 V ≤ V _{OUT} ≤ 5.5 V	895 765 700 600 465 335 265 195 160	1090 960 890 790 625 480 400 310 265	mV	
PSRR	Power-supply rejection ratio	V _{OUT} = 1.8 V, V _{IN} = 2.8 V, I _{OUT} = 1 A, C _{OUT} = 2.2 μF	f = 1 kHz f = 100 kHz f = 1 MHz	53 38 30		dB	
V _N	Output noise voltage	BW = 10 Hz to 100 kHz, V _{OUT} = 0.9 V, V _{IN} = 1.9 V		53		μV _{RMS}	
V _{UVLO}	Undervoltage lockout	V _{IN} rising V _{IN} falling		1.21 1.17	1.33 1.29	1.47 1.42	V

6.5 Electrical Characteristics (continued)

at operating temperature range ($T_J = -40^\circ\text{C}$ to $+150^\circ\text{C}$), $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 1.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$ (unless otherwise noted); all typical values at $T_J = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{UVLO,HYST}$	Undervoltage lockout hysteresis	V_{IN} hysteresis		40		mV
t_{STR}	Startup time	From EN low-to-high transition to $V_{OUT} = V_{OUT(NOM)} \times 95\%$	200	500	650	μs
V_{HI}	EN pin high voltage (enabled)		1.0			V
V_{LO}	EN pin low voltage (disabled)				0.3	V
I_{EN}	Enable pin current	$V_{IN} = V_{EN} = 6.0\text{ V}$		10		nA
$R_{PULLDOWN}$	Pulldown resistance	$V_{IN} = 6.0\text{ V}$		95		Ω
PG_{HHTH}	PG high threshold	V_{OUT} increasing	89	92	96	$\%V_{OUT}$
PG_{LTH}	PG low threshold	V_{OUT} decreasing	86	90	93	$\%V_{OUT}$
PG_{HYST}	PG hysteresis			2		$\%V_{OUT}$
$V_{OL(PG)}$	PG pin low-level output voltage	$V_{IN} \geq 1.5\text{ V}$, $I_{SINK} = 1\text{ mA}$			300	mV
		$V_{IN} \geq 2.75\text{ V}$, $I_{SINK} = 2\text{ mA}$				
$V_{OH(PG)}$	PG pin high-level output voltage ⁽⁴⁾	$V_{OUT} \geq 1.0\text{ V}$, $I_{SOURCE} = 0.04\text{ mA}$	$0.8 \times V_{OUT}$			V
		$V_{OUT} \geq 1.4\text{ V}$, $I_{SOURCE} = 0.2\text{ mA}$				
		$V_{OUT} \geq 2.5\text{ V}$, $I_{SOURCE} = 0.5\text{ mA}$				
		$V_{OUT} \geq 4.5\text{ V}$, $I_{SOURCE} = 1.0\text{ mA}$				
$I_{IKG(PG)}$	PG pin leakage current ⁽⁵⁾	$V_{OUT} > PG_{HHTH}$, $V_{PG} = 6.0\text{ V}$		7	50	nA
T_{SD}	Thermal shutdown	Shutdown, temperature increasing		170		$^\circ\text{C}$
		Reset, temperature decreasing		155		

- (1) When the device is connected to external feedback resistors at the FB pin, external resistor tolerances are not included.
- (2) $V_{IN} = 1.5\text{ V}$ for $V_{OUT} < 1.0\text{ V}$
- (3) Dropout is not tested for nominal output voltages below 0.65 V since the input voltage may be below UVLO.
- (4) Push-pull version only. The push-pull option is supported only for $V_{OUT} \geq 1.0\text{ V}$.
- (5) Open-drain version only.







6.6 Timing Requirements

PARAMETER		MIN	NOM	MAX	UNIT
t_{PGDH}	PG delay time rising, time from 92% V_{OUT} to 20% of PG ⁽¹⁾	135	165	178	μs
	'B' version ⁽²⁾	4.5	5	5.5	ms
t_{PGDL}	PG delay time falling, time from 90% V_{OUT} to 80% of PG ⁽¹⁾	1.5	7	10	μs

- (1) Output overdrive = 10%.
- (2) See the Device Nomenclature table for more information on available PG timings.

6.7 Typical Characteristics

at operating temperature range $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 1.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{IN} = C_{OUT} = 1\ \mu\text{F}$ (unless otherwise noted)



6.7 Typical Characteristics (continued)

at operating temperature range $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 1.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{IN} = C_{OUT} = 1\ \mu\text{F}$ (unless otherwise noted)




图 6-7. V_{DO} vs V_{OUT}




图 6-8. I_{GND} vs I_{OUT}




图 6-9. I_{SHDN} vs V_{IN}




图 6-10. I_{GND} vs V_{IN}




图 6-11. 3.3-V Load Regulation vs I_{OUT}




图 6-12. 0.55-V Load Regulation vs I_{OUT}

6.7 Typical Characteristics (continued)

at operating temperature range $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 1.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{IN} = C_{OUT} = 1\ \mu\text{F}$ (unless otherwise noted)




图 6-13. 5-V Load Regulation vs I_{OUT}




图 6-14. V_{OUT} vs I_{OUT} Pulldown Resistor




图 6-15. PGL_{TH} and PGH_{TH} vs Temperature




图 6-16. $I_{kg(PG)}$ vs Temperature and PG Pin Voltage




图 6-17. $V_{OL(PG)}$ vs PG Pin Sink Current




图 6-18. t_{PGDH} vs Temperature

6.7 Typical Characteristics (continued)

at operating temperature range $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 1.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{IN} = C_{OUT} = 1\ \mu\text{F}$ (unless otherwise noted)




图 6-19. t_{PGDH} vs Temperature (For TPS746B Only)




图 6-20. t_{PGDL} vs Temperature




图 6-21. $V_{EN(HI)}$ and $V_{EN(LO)}$ vs Temperature




图 6-22. I_{EN} vs V_{IN}




图 6-23. 3.3-V Foldback Current Limit vs I_{OUT}





图 6-24. 0.55-V Line Transient


6.7 Typical Characteristics (continued)

at operating temperature range $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 1.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{IN} = C_{OUT} = 1\ \mu\text{F}$ (unless otherwise noted)




6.7 Typical Characteristics (continued)

at operating temperature range $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 1.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{IN} = C_{OUT} = 1\ \mu\text{F}$ (unless otherwise noted)




$V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 500\text{ mA}$, $C_{OUT} = 2.2\ \mu\text{F}$

图 6-31. PSRR vs Frequency and V_{IN}




$V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 500\text{ mA}$, $C_{OUT} = 2.2\ \mu\text{F}$

图 6-32. PSRR vs Frequency and V_{IN}




$V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 250\text{ mA}$, $C_{OUT} = 2.2\ \mu\text{F}$

图 6-33. PSRR vs Frequency and V_{IN}




$V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 250\text{ mA}$, $C_{OUT} = 2.2\ \mu\text{F}$

图 6-34. PSRR vs Frequency and V_{IN}



$I_{OUT} = 500\text{ mA}$, $C_{OUT} = 2.2\ \mu\text{F}$

图 6-35. PSRR vs Frequency




$I_{OUT} = 1\text{ A}$, $C_{OUT} = 2.2\ \mu\text{F}$

图 6-36. PSRR vs Frequency


6.7 Typical Characteristics (continued)

at operating temperature range $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 1.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{IN} = C_{OUT} = 1\ \mu\text{F}$ (unless otherwise noted)




$V_{IN} = 3.8\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 500\text{ mA}$

图 6-37. PSRR vs Frequency and C_{OUT}




$V_{IN} = 3.8\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 500\text{ mA}$

图 6-38. PSRR vs Frequency and C_{FF}




$V_{IN} = 3.8\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $C_{OUT} = 2.2\ \mu\text{F}$

图 6-39. PSRR vs Frequency and I_{LOAD}




$V_{IN} = 3.8\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $C_{OUT} = 4.7\ \mu\text{F}$, $V_{RMS}\text{ BW} = 10\text{ Hz to }100\text{ kHz}$

图 6-40. Output Spectral Noise Density vs Frequency and I_{OUT}



$V_{IN} = 3.8\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $C_{OUT} = 2.2\ \mu\text{F}$, $V_{RMS}\text{ BW} = 10\text{ Hz to }100\text{ kHz}$

图 6-41. Output Spectral Noise Density vs Frequency and I_{OUT}





$V_{IN} = 3.8\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 500\text{ mA}$, $C_{OUT} = 2.2\ \mu\text{F}$, $V_{RMS}\text{ BW} = 10\text{ Hz to }100\text{ kHz}$

图 6-42. Output Spectral Noise Density vs Frequency and C_{FF}

6.7 Typical Characteristics (continued)

at operating temperature range $T_J = 25^\circ\text{C}$, $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ or 1.5 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = V_{IN}$, and $C_{IN} = C_{OUT} = 1\ \mu\text{F}$ (unless otherwise noted)



7 Detailed Description

7.1 Overview

The TPS746-Q1 is a low-dropout regulator (LDO) that consumes low quiescent current and delivers excellent line and load transient performance. These characteristics, combined with low noise and good PSRR with low dropout voltage, make this device ideal for portable consumer applications.

This regulator offers foldback current limit, shutdown, and thermal protection. The operating junction temperature for this device is -40°C to $+150^{\circ}\text{C}$.

7.2 Functional Block Diagrams




图 7-1. Adjustable Version With Open-Drain Power-Good




图 7-2. Adjustable Version With Push-Pull Power-Good




图 7-3. Fixed Voltage Version With Open-Drain Power-Good




图 7-4. Fixed Voltage Version With Push-Pull Power-Good

7.3 Feature Description

7.3.1 Undervoltage Lockout (UVLO)

The TPS746-Q1 uses an undervoltage lockout (UVLO) circuit that disables the output until the input voltage is greater than the rising UVLO voltage (V_{UVLO}). This circuit ensures that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry. When V_{IN} is less than V_{UVLO} , the output is connected to ground with a pulldown resistor ($R_{PULLDOWN}$).

7.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed $V_{EN(HI)}$. Turn off the device by forcing the EN pin to drop below $V_{EN(LO)}$. If shutdown capability is not required, connect EN to IN.

The TPS746-Q1 has an internal pulldown MOSFET that connects an $R_{PULLDOWN}$ resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance (C_{OUT}) and the load resistance (R_L) in parallel with the pulldown resistor ($R_{PULLDOWN}$). [方程式 1](#) calculates the time constant:

$$\tau = (R_{PULLDOWN} \times R_L) / (R_{PULLDOWN} + R_L) \quad (1)$$

7.3.3 Foldback Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brick-wall-foldback scheme. The current limit transitions from a brick-wall scheme to a foldback scheme at the foldback voltage ($V_{FOLDBACK}$). In a high-load current fault with the output voltage above $V_{FOLDBACK}$, the brick-wall scheme limits the output current to the current limit (I_{CL}). When the voltage drops below $V_{FOLDBACK}$, a foldback current limit activates that scales back the current as the output voltage approaches GND. When the output is shorted, the device supplies a typical current called the short-circuit current limit (I_{SC}). I_{CL} and I_{SC} are listed in the *Electrical Characteristics* table.

For this device, $V_{FOLDBACK} = 0.4 \times V_{OUT(NOM)}$.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. When the device output is shorted and the output is below $V_{FOLDBACK}$, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{SC}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the [Know Your Limits application report](#).

图 7-5 shows a diagram of the foldback current limit.




图 7-5. Foldback Current Limit

7.3.4 Thermal Shutdown

Thermal shutdown protection disables the output when the junction temperature rises to approximately 170°C . Disabling the device eliminates the power dissipated by the device, allowing the device to cool. When the junction temperature cools to approximately 155°C , the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the LDO from damage as a result of overheating.

Activating the thermal shutdown feature usually indicates excessive power dissipation as a result of the product of the $(V_{IN} - V_{OUT})$ voltage and the load current. For reliable operation limit junction temperature to 125°C , maximum. To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TPS746-Q1 internal protection circuitry protects against overload conditions but is not intended to be activated in normal operation. Continuously running the TPS746-Q1 into thermal shutdown degrades device reliability.

7.4 Device Functional Modes

7.4.1 Device Functional Mode Comparison

The *Device Functional Mode Comparison* table shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

表 7-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER			
	V_{IN}	V_{EN}	I_{OUT}	T_J
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Disabled (any true condition disables the device)	$V_{IN} < V_{UVLO}$	$V_{EN} < V_{EN(LOW)}$	Not applicable	$T_J > T_{SD(shutdown)}$

7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{OUT(nom)} + V_{DO}$)
- The output current is less than the current limit ($I_{OUT} < I_{CL}$)
- The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{SD}$)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during startup), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

8.1.1 Adjustable Device Feedback Resistors

图 8-1 显示了 TPS746P-Q1 的输出电压可以通过使用电阻分压网络从 0.55 V 调整到 5.5 V。




图 8-1. Adjustable Operation

The adjustable-version device requires external feedback divider resistors to set the output voltage. V_{OUT} is set using the feedback divider resistors, R_1 and R_2 , according to the following equation:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2) \quad (2)$$

To ignore the FB pin current error term in the V_{OUT} equation, set the feedback divider current to 100x the FB pin current listed in the *Electrical Characteristics* table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \leq V_{OUT} / (I_{FB} \times 100) \quad (3)$$

8.1.2 Input and Output Capacitor Selection

The TPS746-Q1 requires an output capacitance of 0.47 μF or larger for stability. Use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature. When choosing a capacitor for a specific application, pay attention to the dc bias characteristics for the capacitor. Higher output voltages cause a significant derating of the capacitor. For best performance, the maximum recommended output capacitance is 220 μF .

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. Some input supplies have a high impedance, thus placing the input capacitor on the input supply helps reduce the input impedance. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. If the input supply has a high impedance over a large range of frequencies, several input capacitors can be used in parallel to lower the impedance over frequency. Use a higher-value capacitor if large, fast, rise-time load transients are anticipated, or if the device is located several inches from the input power source.

8.1.3 Dropout Voltage

The TPS746-Q1 uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as $(V_{IN} - V_{OUT})$ approaches dropout operation.

8.1.4 Exiting Dropout

Some applications have transients that place the LDO into dropout, such as slower ramps on V_{IN} during start-up. As with other LDOs, the output may overshoot on recovery from these conditions. A ramping input supply causes an LDO to overshoot on start-up, as shown in [图 8-2](#), when the slew rate and voltage levels are in the correct range. Use an enable signal to avoid this condition.




图 8-2. Start-Up Into Dropout

Line transients out of dropout can also cause overshoot on the output of the regulator. These overshoots are caused by the error amplifier having to drive the gate capacitance of the pass element and bring the gate back to the correct voltage for proper regulation. [图 8-3](#) illustrates what is happening internally with the gate voltage and how overshoot can be caused during operation. When the LDO is placed in dropout, the gate voltage (V_{GS}) is pulled all the way down to ground to give the pass device the lowest on-resistance as possible. However, if a line transient occurs when the device is in dropout, the loop is not in regulation and can cause the output to overshoot until the loop responds and the output current pulls the output voltage back down into regulation. If these transients are not acceptable, then continue to add input capacitance in the system until the transient is slow enough to reduce the overshoot.




图 8-3. Line Transients From Dropout

8.1.5 Reverse Current

As with most LDOs, excessive reverse current can damage this device.

Reverse current flows through the body diode on the pass element instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device, as a result of one of the following conditions:

- Degradation caused by electromigration
- Excessive heat dissipation
- Potential for a latch-up condition

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} > V_{IN} + 0.3\text{ V}$:

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established

- The output is biased above the input supply

If reverse current flow is expected in the application, external protection must be used to protect the device. 图 8-4 shows one approach of protecting the device.




图 8-4. Example Circuit for Reverse Current Protection Using a Schottky Diode

8.1.6 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. 方程式 4 calculates power dissipation (P_D).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (4)$$

备注

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to 方程式 5, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (5)$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

图 8-5 和 图 8-6 显示 $R_{\theta JA}$ 和 ψ_{JB} 与铜面积和厚度的函数关系。这些图是在 101.6-mm × 101.6-mm × 1.6-mm 的两层和四层 PCB 上生成的。对于四层板，内层使用 1-oz 铜厚度。外层模拟了 1-oz 和 2-oz 铜厚度。在器件的热垫下方有一个 2 × 1 的热孔阵列，孔径为 300-μm，铜（Cu）镀层厚度为 25-μm。热孔将顶层、底层和，在四层板的情况下，第一个内层 GND 平面连接起来。每一层都有一个等面积的铜平面，如图 8-7 所示。




图 8-5. $R_{\theta JA}$ 与 Cu 面积对于 WSON (DRV) 封装




图 8-6. ψ_{JB} 与 Cu 面积对于 WSON (DRV) 封装

As shown in 图 8-7, each of the layers has a copper plane of equal area.




图 8-7. Board Parameters Used for Simulation

For a more comprehensive study of how thermal resistance varies with copper area and thickness, see the [An Empirical Analysis of the Impact of Board Layout on LDO Thermal Performance application report](#). As shown in 图 8-8, modifying board layout to be more thermally enhanced can lower the $R_{\theta JA}$ value from 80.3°C/W to 46.8°C/W or better.




图 8-8. TPS746-Q1 (WSO) $R_{\theta JA}$ vs Board Layout

8.1.7 Power-Good Function

The power-good circuit monitors the voltage at the feedback pin to indicate the status of the output voltage. When the output voltage falls below the PG threshold voltage (PG_{LTH}), the PG pin open-drain output engages and pulls the PG pin close to GND. When the output voltage exceeds PG_{HTH} , the PG pin becomes high impedance. The open-drain output requires a pullup resistor. By connecting a pullup resistor to an external supply, any downstream device can receive power-good as a logic signal that can be used for sequencing.

Additionally, the open-drain output can be tied to other open-drain outputs to implement AND logic. Make sure that the external pullup supply voltage results in a valid logic signal for the receiving device. Using a pullup resistor from 10 k Ω to 100 k Ω is recommended. The push-pull power-good output option does not require the pullup resistor and instead has a high logic signal that correlates with the output voltage of the device. The push-pull option is supported only for $V_{OUT} \geq 1.0$ V. Do not tie the push-pull output to other logic outputs.

When using a feed-forward capacitor (C_{FF}), the time constant for the LDO startup is increased whereas the power-good output time constant stays the same, possibly resulting in an invalid status of the power-good output. To avoid this issue, and to receive a valid PG output, make sure that the time constant of both the LDO startup and the power-good output match, which can be done by adding a capacitor in parallel with the power-good pullup resistor. For more information, see the [Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application report](#).

The state of PG is only valid when the device operates above the minimum input voltage of the device and power-good is asserted, regardless of the output voltage state when the input voltage falls below the UVLO threshold minus the UVLO hysteresis. When the input voltage falls below approximately 0.8 V, there is not enough gate drive voltage to keep the open-drain, power-good device turned on and the power-good output pulled high. Connecting the power-good pullup resistor to the output voltage can help minimize this effect.

8.1.8 Feed-Forward Capacitor (C_{FF})

For the adjustable-voltage version device, a feed-forward capacitor (C_{FF}) can be connected from the OUT pin to the FB pin. C_{FF} improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended C_{FF} values are listed in the *Recommended Operating Conditions* table. A higher capacitance C_{FF} can be used; however, the startup time increases. For a detailed description of C_{FF} tradeoffs, see the [Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application report](#).

8.1.9 Start-Up Sequencing

If V_{EN} is greater than V_{UVLO} rising (min), the input pin (IN) must sink 1 mA of current to avoid the device being turned on with a floating input pin.

8.2 Typical Application

图 8-9 shows the typical application circuit for the TPS746P-Q1. Input and output capacitances must be at least 1 μF .




图 8-9. TPS746-Q1 Typical Application

8.2.1 Design Requirements

Use the parameters listed in 表 8-1 for typical linear regulator applications.

表 8-1. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	3.8 V
Output voltage	3.3 V, $\pm 1\%$
Input current	1.2 A (maximum)
Output load	1-A DC
Maximum ambient temperature	70°C

8.2.2 Detailed Design Procedure

Input and output capacitors are required to achieve the output voltage transient requirements. Capacitance values of 2.2 μF are selected to give the maximum output capacitance in a small, low-cost package; see the [Input and Output Capacitor Selection](#) section for details.

图 8-1 illustrates the output voltage of the TPS746-Q1. Set the output voltage using the resistor divider; see the [Adjustable Device Feedback Resistors](#) section for details.

8.2.2.1 Input Current

During normal operation, the input current to the LDO is approximately equal to the output current of the LDO. During startup, the input current is higher as a result of the inrush current charging the output capacitor. Use 方程式 6 to calculate the current through the input.

$$I_{\text{OUT}(t)} = \left[\frac{C_{\text{OUT}} \times dV_{\text{OUT}}(t)}{dt} \right] + \left[\frac{V_{\text{OUT}}(t)}{R_{\text{LOAD}}} \right] \quad (6)$$

where:

- $V_{\text{OUT}}(t)$ is the instantaneous output voltage of the turn-on ramp
- $dV_{\text{OUT}}(t) / dt$ is the slope of the V_{OUT} ramp
- R_{LOAD} is the resistive load impedance

8.2.2.2 Thermal Dissipation

The junction temperature can be determined using the junction-to-ambient thermal resistance ($R_{\theta JA}$) and the total power dissipation (P_D). Use 方程式 7 to calculate the power dissipation. Multiply P_D by $R_{\theta JA}$ as 方程式 8 shows and add the ambient temperature (T_A) to calculate the junction temperature (T_J).

$$P_D = (I_{GND} + I_{OUT}) \times (V_{IN} - V_{OUT}) \quad (7)$$

$$T_J = R_{\theta JA} \times P_D + T_A \quad (8)$$

Calculate the maximum ambient temperature as 方程式 9 shows if the ($T_{J(MAX)}$) value does not exceed 125°C. 方程式 10 calculates the maximum ambient temperature with a value of 109.85°C.

$$T_{A(MAX)} = T_{J(MAX)} - R_{\theta JA} \times P_D \quad (9)$$

$$T_{A(MAX)} = 150^\circ\text{C} - 80.3^\circ\text{C/W} \times (3.8\text{ V} - 3.3\text{ V}) \times (1\text{ A}) = 109.85^\circ\text{C} \quad (10)$$

8.2.3 Application Curve




图 8-10. PSRR vs Frequency and I_{LOAD}

9 Power Supply Recommendations

The TPS745-Q1 is designed to operate from an input voltage supply range from 1.5 V to 6.0 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR may help improve output noise performance. Connect a low output impedance power supply directly to the IN pin of the TPS746-Q1.

10 Layout

10.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections in order to optimize thermal performance.
- Place thermal vias around the device to distribute heat.
- Place a tented thermal via directly beneath the thermal pad of the DRV or DRB package. An untented via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.

10.2 Layout Examples




图 10-1. Layout Example for the DRV Package




图 10-2. Layout Example for the DRB package

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

表 11-1. Device Nomenclature^{(1) (2)}

PRODUCT	V _{OUT}
TPS746)xx(x)PvQWyyyzQ1	<p>xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V; 01 = adjustable).</p> <p>P indicates an active output discharge feature. All members of the TPS746 family will actively discharge the output when the device is disabled.</p> <p>v indicates the topology of the power-good output and the timing associated with the power-good delay.</p> <ul style="list-style-type: none"> If unused, indicates an open-drain power-good output with a 150-μs delay. If B, indicates an open-drain, power-good output with a 5-ms delay. If C, indicates a push-pull, power-good output with a 150-μs delay. <p>Q indicates that this device is a Grade-1 device in accordance with the AEC-Q100 standard.</p> <p>W indicates the package has wettable flanks.</p> <p>yyy is the package designator.</p> <p>z is the package quantity. R is for reel (3000 pieces).</p> <p>Q1 indicates that this device is an automotive grade (AEC-Q100) device.</p>

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.
- (2) Output voltages from 0.65 V to 5.0 V in 50-mV increments are available. Contact the factory for details and availability.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application report](#)
- Texas Instruments, [An Empirical Analysis of the Impact of Board Layout on LDO Thermal Performance application report](#)

11.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 支持资源

TI E2E™ 支持论坛 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS74601PBQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	1S46	Samples
TPS74601PCQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	1OZ6	Samples
TPS74601PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74601P	Samples
TPS74601PQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1OW6	Samples
TPS74607PQWDRBRQ1	PREVIEW	SON	DRB	8	3000	TBD	Call TI	Call TI	-40 to 125		
TPS74610PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74610P	Samples
TPS74610PQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1SG6	Samples
TPS746115PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	746115	Samples
TPS74611PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74611P	Samples
TPS74611PQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1SH6	Samples
TPS746125PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	746125	Samples
TPS74612PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74612P	Samples
TPS74612PQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1SI6	Samples
TPS746135PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	746135	Samples
TPS74613PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74613P	Samples
TPS74615PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74615P	Samples
TPS74615PQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1SJ6	Samples
TPS74617PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74617P	Samples
TPS74618PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74618P	Samples
TPS74618PQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1SK6	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS74625PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74625P	Samples
TPS74625PQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1SL6	Samples
TPS74628PQWDRBRQ1	PREVIEW	SON	DRB	8	3000	TBD	Call TI	Call TI	-40 to 125		
TPS74628PQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1SM6	Samples
TPS74629PQWDRBRQ1	PREVIEW	SON	DRB	8	3000	TBD	Call TI	Call TI	-40 to 125		
TPS74629PQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1SN6	Samples
TPS74630PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74630P	Samples
TPS74633PCQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-40 to 125	1P16	Samples
TPS74633PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74633P	Samples
TPS74633PQWDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1OX6	Samples
TPS74634PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74634P	Samples
TPS74650PQWDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	74650P	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS746-Q1 :

- Catalog : [TPS746](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74601PBQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS74601PCQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS74601PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74601PQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS74610PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74610PQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS746115PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74611PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74611PQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS746125PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74612PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74612PQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS746135PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74613PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74615PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74615PQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74617PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74618PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74618PQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS74625PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74625PQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS74628PQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS74629PQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS74630PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74633PCWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS74633PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74633PQWDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS74634PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS74650PQWDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74601PBQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS74601PCQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS74601PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74601PQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS74610PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74610PQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS746115PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74611PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74611PQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS746125PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74612PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74612PQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS746135PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74613PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74615PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74615PQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS74617PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74618PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74618PQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS74625PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74625PQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS74628PQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS74629PQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS74630PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74633PCQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS74633PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74633PQWDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS74634PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS74650PQWDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0

GENERIC PACKAGE VIEW

DRV 6


WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4206925/F



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


DRV0006C

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:25X



SOLDER MASK DETAILS

4223939/A 09/2017

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRV0006C

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7:
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4223939/A 09/2017

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DRB 8

GENERIC PACKAGE VIEW


VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4203482/L




4225036/A 06/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X




SOLDER MASK DETAILS

4225036/A 06/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
 81% PRINTED COVERAGE BY AREA
 SCALE: 20X

4225036/A 06/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司