

# TPS799-Q1 汽车类 200mA 低瞬态电流、超低噪声、高 PSRR 低压降线性稳压器

## 1 特性

- 符合面向汽车应用的 AEC-Q100 标准：
  - 温度等级  $-40^{\circ}\text{C}$  至  $+125^{\circ}\text{C}$ ,  $T_A$
- 具有使能功能 (EN) 的 200mA、低压降稳压器 (LDO)
- 低  $I_Q$  : 40  $\mu\text{A}$
- 提供了多个输出电压版本：
  - 1.2V 至 4.5V 固定输出
  - 1.2V 至 6.5V 可调节输出
- 高 PSRR : 1kHz 频率下为 66dB , 10kHz 频率下为 51dB
- 超低噪声 : 29.5  $\mu\text{V}_{\text{RMS}}$
- 快速启动时间 : 45  $\mu\text{s}$
- 与一个低 ESR、2  $\mu\text{F}$  (典型值) 输出电容一同工作时保持稳定
- 出色的负载和线路瞬态响应
- 整体精度 (负载、线路和温度) 为 2%
- 超低压降 : 100 mV
- 薄型 SOT-23 和 2mm  $\times$  2mm WSON-6 封装

## 2 应用

- 信息娱乐系统与仪表组
- 高级驾驶辅助系统


## 3 说明

TPS799-Q1 低压降 (LDO) 低功耗线性稳压器可提供出色的交流性能以及极低的接地电流。仅消耗 40  $\mu\text{A}$  (典型值) 接地电流, 同时具备高电源抑制比 (PSRR), 低噪声, 快速启动以及出色的线路和负载瞬态响应特性。TPS799-Q1 与陶瓷电容器搭配使用时可保持稳定, 并且该器件使用先进的 BiCMOS 制造工艺, 能够在输出 200mA 电流时产生 100mV 的典型压降值。TPS799-Q1 使用精密电压基准和反馈环路, 可在全部负载, 线路、过程和温度变化范围内实现 2% 的总精度。该器件具有  $T_J = -40^{\circ}\text{C}$  至  $+125^{\circ}\text{C}$  的额定工作温度范围, 采用薄型 SOT-23 和 2mm  $\times$  2mm WSON 封装, 专为无线手持终端和 WLAN 卡而设计。


### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
TPS799-Q1	DRV ( WSON , 6 )	2mm $\times$ 2mm
	DDC ( SOT-23 , 5 )	2.9 mm $\times$ 2.8 mm

- 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。
- 封装尺寸 (长  $\times$  宽) 为标称值, 并包括引脚 (如适用)。



典型应用电路固定电压版本



典型应用电路可调电压版本



## Table of Contents

<b>1 特性</b> .....	1	7.4 Device Functional Modes.....	10
<b>2 应用</b> .....	1	<b>8 Application and Implementation</b> .....	11
<b>3 说明</b> .....	1	8.1 Application Information.....	11
<b>4 Revision History</b> .....	2	8.2 Typical Application.....	11
<b>5 Pin Configuration and Functions</b> .....	3	8.3 Power Supply Recommendations.....	13
<b>6 Specifications</b> .....	4	8.4 Layout.....	13
6.1 Absolute Maximum Ratings.....	4	<b>9 Device and Documentation Support</b> .....	15
6.2 ESD Ratings.....	4	9.1 Documentation Support.....	15
6.3 Recommended Operating Conditions.....	4	9.2 接收文档更新通知.....	15
6.4 Thermal Information.....	4	9.3 支持资源.....	15
6.5 Electrical Characteristics.....	5	9.4 Trademarks.....	15
6.6 Typical Characteristics.....	6	9.5 静电放电警告.....	15
<b>7 Detailed Description</b> .....	8	9.6 术语表.....	15
7.1 Overview.....	8	<b>10 Mechanical, Packaging, and Orderable Information</b> .....	15
7.2 Functional Block Diagrams.....	8		
7.3 Feature Description.....	9		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision F (March 2015) to Revision G (June 2023)</b>	<b>Page</b>
• 通篇将 SON 更改为 WSON .....	1
• 更改了特定于汽车的特性要点.....	1
• Added DRV (WSON) pinout to <i>Pin Configuration and Functions</i> section.....	3
• Changed <i>Layout Example</i> figure.....	14

<b>Changes from Revision E (January 2012) to Revision F (March 2015)</b>	<b>Page</b>
• 添加了 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分.....	1
• 添加了“高 PSRR：10kHz 时为 51dB” .....	1

## 5 Pin Configuration and Functions




图 5-1. DDC Package, 5-Pin SOT-23 (Top View)




图 5-2. DRV Package, 6-Pin WSON (Top View)

表 5-1. Pin Functions

NAME	PIN		TYPE	DESCRIPTION
	SOT-23	WSON		
EN	3	4	I	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
FB	—	2	I	Adjustable version only; this pin is the input to the control loop error amplifier, and is used to set the output voltage of the device.
GND	2	3, Pad	—	Ground. The pad must be tied to GND.
IN	1	6	I	Input supply.
N/C	—	5	—	Not internally connected. This pin must either be left open or tied to GND.
NR	4	2	—	Fixed-voltage versions only; connecting an external capacitor to this pin bypasses noise generated by the internal band gap. This capacitor allows output noise to be reduced to very low levels.
OUT	5	1	O	Output of the regulator. A small capacitor (total typical capacitance $\geq 2 \mu\text{F}$ ceramic) is needed from this pin to ground to ensure stability.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	Input, $V_{IN}$	- 0.3	7	V
	Enable, $V_{EN}$	- 0.3	$V_{IN} + 0.3$	V
	$V_{OUT}$	- 0.3	$V_{IN} + 0.3$	V
	Peak output current	Internally limited		
	Continuous total power dissipation	See <a href="#">Thermal Information</a>		
Temperature	Junction, $T_J$	- 55	150	°C
	Storage junction, $T_{stg}$	- 55	150	°C

- (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

### 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per AEC Q100-011	±1000	

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage	2.7		6.5	V
$I_{OUT}$	Output current	0.5		200	mA
$T_J$	Operating junction temperature	- 40		125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1) (2)</sup>		TPS799-Q1		UNIT
		DRV (SON)	DDC (SOT-23)	
		6 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	74.2	178.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	58.8	70.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	145.9	73.4	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	0.2	2.5	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	54.4	74.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	7.2	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application note](#).
- (2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](#).

## 6.5 Electrical Characteristics

over operating temperature range ( $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ),  $V_{IN} = V_{OUT(TYP)} + 0.3\text{ V}$  or  $2.7\text{ V}$ , whichever is greater;  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2\ \mu\text{F}$ , and  $C_{NR} = 0.01\ \mu\text{F}$  (unless otherwise noted); for TPS79901-Q1,  $V_{OUT} = 3\text{ V}$ ; typical values are at  $T_J = 25^\circ\text{C}$







PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{IN}$	Input voltage range <sup>(1)</sup>			2.7		6.5	V
$V_{FB}$	Internal reference (TPS79901-Q1)			1.169	1.193	1.217	V
$V_{OUT}$	Output voltage range (TPS79901-Q1)			$V_{FB}$	$6.5 - V_{DO}$		V
$V_{OUT}$	Output accuracy	Nominal, $T_J = 25^\circ\text{C}$		- 1%		1%	
	Output accuracy <sup>(1)</sup>	Over $V_{IN}$ , $I_{OUT}$ , temperature, $V_{OUT} + 0.3\text{ V} \leq V_{IN} \leq 6.5\text{ V}$ , $500\ \mu\text{A} \leq I_{OUT} \leq 200\text{ mA}$		- 2%	$\pm 1\%$	2%	
$\Delta V_{OUT}\% / \Delta V_{IN}$	Line regulation <sup>(1)</sup>	$V_{OUT(NOM)} + 0.3\text{ V} \leq V_{IN} \leq 6.5\text{ V}$			0.02		%/V
$\Delta V_{OUT}\% / \Delta I_{OUT}$	Load regulation	$500\ \mu\text{A} \leq I_{OUT} \leq 200\text{ mA}$			0.002		%/mA
$V_{DO}$	Dropout voltage <sup>(2)</sup> ( $V_{IN} = V_{OUT(NOM)} - 0.1\text{ V}$ )	$V_{OUT} < 3.3\text{ V}$	$I_{OUT} = 200\text{ mA}$		100	175	mV
		$V_{OUT} \geq 3.3\text{ V}$			90	160	
$I_{CL}$	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$		200	400	600	mA
$I_{GND}$	Ground pin current	$500\ \mu\text{A} \leq I_{OUT} \leq 200\text{ mA}$			40	60	$\mu\text{A}$
$I_{SHDN}$	Shutdown current ( $I_{GND}$ )	$V_{EN} \leq 0.4\text{ V}$ , $2.7\text{ V} \leq V_{IN} \leq 6.5\text{ V}$			0.15	1	$\mu\text{A}$
$I_{FB}$	Feedback pin current (TPS79901-Q1)			- 0.5		0.5	$\mu\text{A}$
PSRR	Power-supply rejection ratio	$V_{IN} = 3.85\text{ V}$ , $V_{OUT} = 2.85\text{ V}$ , $C_{NR} = 0.01\ \mu\text{F}$ , $I_{OUT} = 100\text{ mA}$	$f = 100\text{ Hz}$		70	dB	
			$f = 1\text{ kHz}$		66		
			$f = 10\text{ kHz}$		51		
			$f = 100\text{ kHz}$		38		
$V_N$	Output noise voltage BW = 10 Hz to 100 kHz, $V_{OUT} = 2.8\text{ V}$	$C_{NR} = 0.01\ \mu\text{F}$			$10.5 V_{OUT}$	$\mu\text{V}_{RMS}$	
		$C_{NR} = \text{none}$			$94 V_{OUT}$		
$T_{STR}$	Start-up time	$V_{OUT} = 2.85\text{ V}$ , $R_L = 14\ \Omega$ , $C_{OUT} = 2.2\ \mu\text{F}$	$C_{NR} = 0.001\ \mu\text{F}$		45	$\mu\text{s}$	
			$C_{NR} = 0.047\ \mu\text{F}$		45		
			$C_{NR} = 0.01\ \mu\text{F}$		50		
			$C_{NR} = \text{none}$		50		
$V_{EN(HI)}$	Enable high (enabled)			1.2		$V_{IN}$	V
$V_{EN(LO)}$	Enable low (shutdown)			0		0.4	V
$I_{EN(HI)}$	Enable pin current, enabled	$V_{EN} = V_{IN} = 6.5\text{ V}$			0.03	1	$\mu\text{A}$
TSD	Thermal shutdown temperature	Shutdown, temperature increasing			165		$^\circ\text{C}$
		Reset, temperature decreasing			145		
$T_J$	Operating junction temperature			- 40		125	$^\circ\text{C}$
$V_{UVLO}$	Undervoltage lockout	$V_{IN}$ rising		1.9	2.2	2.65	V
$V_{UVLO,hys}$	Hysteresis	$V_{IN}$ falling			70		mV

(1) Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or  $2.7\text{ V}$ , whichever is greater.

(2)  $V_{DO}$  is not measured for devices with  $V_{OUT(NOM)} < 2.8\text{ V}$  because minimum  $V_{IN} = 2.7\text{ V}$ .

### 6.6 Typical Characteristics

over operating temperature range ( $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ),  $V_{IN} = V_{OUT(TYP)} + 0.3\text{ V}$  or  $2.7\text{ V}$ , whichever is greater;  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2\ \mu\text{F}$ , and  $C_{NR} = 0.01\ \mu\text{F}$  (unless otherwise noted); for TPS79901-Q1,  $V_{OUT} = 3\text{ V}$ ; typical values are at  $T_J = 25^\circ\text{C}$



### 6.6 Typical Characteristics (continued)

over operating temperature range ( $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ),  $V_{IN} = V_{OUT(TYP)} + 0.3\text{ V}$  or  $2.7\text{ V}$ , whichever is greater;  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 2.2\ \mu\text{F}$ , and  $C_{NR} = 0.01\ \mu\text{F}$  (unless otherwise noted); for TPS79901-Q1,  $V_{OUT} = 3\text{ V}$ ; typical values are at  $T_J = 25^\circ\text{C}$




图 6-7. Power-Supply Ripple Rejection vs  $V_{IN} - V_{OUT}$ ,  $I_{OUT} = 1\text{ mA}$




图 6-8. Power-Supply Ripple Rejection vs  $V_{IN} - V_{OUT}$ ,  $I_{OUT} = 100\text{ mA}$




图 6-9. Power-Supply Ripple Rejection vs  $V_{IN} - V_{OUT}$ ,  $I_{OUT} = 200\text{ mA}$

## 7 Detailed Description

### 7.1 Overview

The TPS799-Q1 low-dropout (LDO) regulator combines the high performance required of many RF and precision analog applications with ultra-low current consumption. High PSRR is provided by a high-gain, high-bandwidth error loop with good supply rejection at very low headroom ( $V_{IN} - V_{OUT}$ ). A noise-reduction pin is provided to bypass noise generated by the band-gap reference and to improve PSRR, while a quick-start circuit quickly charges this capacitor at start-up. The combination of high performance and low ground current make this device optimal for portable applications. All versions have thermal and overcurrent protection, and are fully specified from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

The TPS799-Q1 also features inrush current protection with an EN toggle start-up, and overshoot detection at the output. When the EN toggle is used to start the device, current limit protection is immediately activated, restricting the inrush current to the device. If voltage at the output overshoots 5% from the nominal value, a pull-down resistor reduces the voltage to normal operating conditions, as illustrated in the [Functional Block Diagrams](#).

### 7.2 Functional Block Diagrams




图 7-1. Fixed-Voltage Version






图 7-2. Adjustable-Voltage Version

## 7.3 Feature Description

### 7.3.1 Internal Current Limit

The TPS799-Q1 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device must not be operated in current limit for extended periods of time.

The PMOS pass transistor in the TPS799-Q1 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting can be appropriate.

### 7.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low voltage TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

### 7.3.3 Dropout Voltage

The TPS799-Q1 uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage ( $V_{DO}$ ), the PMOS pass transistor is in the linear region of operation and the input-to-output resistance is the  $R_{DS, ON}$  of the PMOS pass transistor. Because the PMOS transistor behaves like a resistor in dropout,  $V_{DO}$  scales approximately with output current.

As with any linear regulator, PSRR and transient response are degraded as  $(V_{IN} - V_{OUT})$  approaches dropout. This effect is illustrated in 图 6-7 through 图 6-9 in the *Typical Characteristics* section.

### 7.3.4 Start-Up

Fixed voltage versions of the TPS799-Q1 use a quick-start circuit to fast-charge the noise-reduction capacitor,  $C_{NR}$ , if present (see 图 7-1). This circuit allows the combination of very low output noise and fast start-up times. The NR pin is high impedance so a low leakage  $C_{NR}$  capacitor must be used; most ceramic capacitors are appropriate in this configuration.

For the fastest start-up, apply  $V_{IN}$  first, then drive the enable pin (EN) high. If EN is tied to IN, start-up is somewhat slower. The quick-start switch is closed for approximately 135  $\mu$ s. To ensure that  $C_{NR}$  is fully charged during the quick-start time, a 0.01  $\mu$ F or smaller capacitor must be used.

### 7.3.5 Undervoltage Lockout (UVLO)

The TPS799-Q1 uses a UVLO circuit to keep the output shut off until internal circuitry is operating properly. The UVLO circuit has a deglitch feature so that the circuit typically ignores undershoot transients on the input if they are less than 50- $\mu$ s duration.

### 7.4 Device Functional Modes

Driving EN over 1.2 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode, thus reducing the operating current to 150 nA, nominal.

## 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 8.1 Application Information

The TPS799-Q1 LDO regulator combines the high performance required of many RF and precision analog applications with ultra-low current consumption. High PSRR is provided by a high gain, high bandwidth error loop with good supply rejection at very low headroom ( $V_{IN} - V_{OUT}$ ). Fixed-voltage versions provide a noise reduction pin to bypass noise generated by the band-gap reference and to improve PSRR while a quick-start circuit fast-charges this capacitor at start-up. The combination of high performance and low ground current also make the TPS799-Q1 designed for portable applications. All versions have thermal and overcurrent protection and are fully specified from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

图 8-1 shows the basic circuit connections for fixed-voltage model. 图 8-2 gives the connections for the adjustable output version (TPS79901-Q1).  $R_1$  and  $R_2$  can be calculated for any output voltage using the formula in 图 8-2. Sample resistor values for common output voltages are shown in 图 8-2.

### 8.2 Typical Application




图 8-1. Typical Application Circuit for Fixed-Voltage Version




图 8-2. Typical Application Circuit for Adjustable-Voltage Version

## 8.2.1 Design Requirements

Select the desired device based on the output voltage. Provide an input supply with adequate headroom to account for dropout and output current to account for the GND terminal current, and power the load.

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1- $\mu$ F to 1- $\mu$ F low ESR capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improve transient response, noise rejection, and ripple rejection. A higher-value capacitor can be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source. If source impedance is not sufficiently low, a 0.1- $\mu$ F input capacitor can be necessary to ensure stability.

The TPS799-Q1 is designed to be stable with standard ceramic capacitors of values 2.2  $\mu$ F or larger. X5R and X7R type capacitors are best as they have minimal variation in value and ESR over temperature. Maximum ESR must be  $<1 \Omega$ .

### 8.2.2.2 Feedback Capacitor Requirements (TPS79901-Q1 Only)

The feedback capacitor,  $C_{FB}$ , shown in [Figure 8-2](#) is required for stability. For a parallel combination of  $R_1$  and  $R_2$  equal to 250 k $\Omega$ , any value from 3 pF to 1 nF can be used. Fixed-voltage versions have an internal 30-pF feedback capacitor that is quick-charged at start-up. The adjustable version does not have this quick-charge circuit, so values below 5 pF must be used to ensure fast start-up; values above 47 pF can be used to implement an output voltage soft-start. Larger value capacitors also improve noise slightly. The TPS79901-Q1 device is stable in unity-gain configuration (OUT tied to FB) without  $C_{FB}$ .

### 8.2.2.3 Output Noise

In most LDOs, the band gap is the dominant noise source. If a noise-reduction capacitor ( $C_{NR}$ ) is used with the TPS799-Q1, the band gap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. To minimize noise in a given application, use a 0.01- $\mu$ F noise reduction capacitor; for the adjustable version, smaller value resistors in the output resistor divider reduce noise. A parallel combination that gives 2  $\mu$ A of divider current has the same noise performance as a fixed-voltage version. To further optimize noise, equivalent series resistance of the output capacitor can be set to approximately 0.2  $\Omega$ . This configuration maximizes phase margin in the control loop, reducing total output noise by up to 10%.

Noise can be referred to the feedback point (FB pin) such that with  $C_{NR} = 0.01 \mu$ F, total noise is approximately given by [Equation 1](#):

$$V_N = \frac{10.5 \mu V_{RMS}}{V} \times V_{OUT} \quad (1)$$

The adjustable version of the TPS79901-Q1 device does not have the noise-reduction pin available, so ultra-low noise operation is not possible. Noise can be minimized according to the previous recommendations.

### 8.2.2.4 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increase duration of the transient response. In the adjustable version, adding  $C_{FB}$  between OUT and FB improves stability and transient response. The transient response of the TPS799-Q1 is enhanced by an active pulldown that engages when the output overshoots by approximately 5% or more when the device is enabled. When enabled, the pulldown device behaves like a 350- $\Omega$  resistor to ground.

### 8.2.2.5 Minimum Load

The TPS799-Q1 is stable and well behaved with no output load. To meet the specified accuracy, a minimum load of 500  $\mu$ A is required. Below 500  $\mu$ A at junction temperatures near 125°C, the output can drift up enough to cause the output pulldown to turn on. The output pulldown limits voltage drift to 5% typically, but ground current can increase by approximately 50  $\mu$ A. In typical applications, the junction cannot reach high temperatures at light loads because there is no appreciable dissipated power. The specified ground current is valid at no load, in most applications.

### 8.2.3 Application Curve




图 8-3. Power-Supply Rejection Ratio vs Frequency

## 8.3 Power Supply Recommendations

This device is designed to operate from an input voltage supply range between 2.7 V and 6.5 V. The input voltage range provides adequate headroom for the device to have a regulated output. This input supply is well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

## 8.4 Layout

### 8.4.1 Layout Guidelines

#### 8.4.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, design the board with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.

#### 8.4.1.2 Thermal Consideration

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage from overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection triggers at least 35°C above the maximum expected ambient condition of a particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS799-Q1 is designed to protect against overload conditions. This circuitry was not intended to replace proper heat sinking. Continuously running the TPS799-Q1 into thermal shutdown degrades device reliability.

#### 8.4.1.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current times the voltage drop across the output pass element, as shown in [方程式 2](#):

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (2)$$

#### 8.4.1.4 Package Mounting

Solder pad footprint recommendations for the TPS799-Q1 are available from the TI web site at [www.ti.com](http://www.ti.com).

#### 8.4.2 Layout Example




图 8-4. Layout Example

## 9 Device and Documentation Support

### 9.1 Documentation Support

#### 9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Using New Thermal Metrics application note](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics application note](#)
- Texas Instruments, [TPS799xxEVM-105 User's Guide](#)

#### 9.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

#### 9.3 支持资源

TI E2E™ [支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

#### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 9.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79901QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CFA	<a href="#">Samples</a>
TPS79912QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DAV	<a href="#">Samples</a>
TPS79915QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFC	<a href="#">Samples</a>
TPS79915QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAQ	<a href="#">Samples</a>
TPS79918QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CEW	<a href="#">Samples</a>
TPS79925QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFM	<a href="#">Samples</a>
TPS79927QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OFD	<a href="#">Samples</a>
TPS79927QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OFK	<a href="#">Samples</a>
TPS79933QDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PSEQ	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS799-Q1 :**

- Catalog : [TPS799](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79901QDRVRQ1	WSO	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS79912QDRVRQ1	WSO	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS79915QDDCRQ1	SOT-23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS79915QDRVRQ1	WSO	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS79918QDDCRQ1	SOT-23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS79925QDDCRQ1	SOT-23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS79927QDDCRQ1	SOT-23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS79927QDRVRQ1	WSO	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS79933QDDCRQ1	SOT-23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79901QDRVRQ1	WSON	DRV	6	3000	200.0	183.0	25.0
TPS79912QDRVRQ1	WSON	DRV	6	3000	213.0	191.0	35.0
TPS79915QDDCRQ1	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0
TPS79915QDRVRQ1	WSON	DRV	6	3000	213.0	191.0	35.0
TPS79918QDDCRQ1	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0
TPS79925QDDCRQ1	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0
TPS79927QDDCRQ1	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0
TPS79927QDRVRQ1	WSON	DRV	6	3000	213.0	191.0	35.0
TPS79933QDDCRQ1	SOT-23-THIN	DDC	5	3000	200.0	183.0	25.0



NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- Reference JEDEC MO-193.
- Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT

DDC0005A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPLODED METAL SHOWN  
SCALE:15X



SOLDERMASK DETAILS

4220752/C 08/2024

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DDC0005A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:15X

4220752/C 08/2024

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW

DRV 6

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4206925/F



4222173/B 04/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# EXAMPLE BOARD LAYOUT

DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:25X



SOLDER MASK DETAILS

4222173/B 04/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

# EXAMPLE STENCIL DESIGN

DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7  
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:30X

4222173/B 04/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4225563/A 12/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

DRV0006D

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:25X



SOLDER MASK DETAILS

4225563/A 12/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

# EXAMPLE STENCIL DESIGN

DRV0006D

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7  
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:30X

4225563/A 12/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司