


## TPS7A11 500-mA 低输入电压、低输出电压、超低压降稳压器

### 1 特性

- 超低输入电压范围：0.75 V 至 3.3 V
- 可实现超低功率损耗的超低压降：
  - 采用 500mA DRV 封装时为 140mV (最大值)
  - 采用 500mA YKA 封装时为 110mV (最大值)
- 低静态电流：
  - $V_{IN} I_Q = 1.6\mu A$  (典型值)
  - $V_{BIAS} I_Q = 6\mu A$  (典型值)
- 负载、线路和温度范围内的精度为 1.5%
- 高 PSRR：1 kHz 时为 64 dB
- 可提供固定输出电压：
  - 0.5V 至 3.0V (阶跃为 50mV)
- $V_{BIAS}$  范围：1.7V 至 5.5V
- 封装：
  - 2.0mm × 2.0mm WSON (6)
  - 0.74mm × 1.09mm DSBGA (5)
- 有源输出放电

### 2 应用

- 智能手表、健身追踪器
- 无线耳机和耳塞
- 摄像头模块
- 智能手机和平板电脑
- 便携式医疗设备
- 固态硬盘 (SSD)



典型应用电路

### 3 说明

TPS7A11 是一款超小型、低静态电流、低压差稳压器 (LDO)。该器件能够实现 500mA 的拉电流并具有出色的交流性能 (负载和线路瞬态响应)。该器件具有 0.75V 至 3.3V 的输入范围以及 0.5V 至 3.0V 的输出范围,并在负载、线路和温度上具有 1.5% 的极高精度。此性能非常适合于为更低的现代微控制器 (MCU) 内核电压和模拟传感器供电。

主电源路径通过  $V_{IN}$ , 可连接至高于输出电压的值低至 140mV 的电源。该器件使用一个用于为 LDO 的内部电路供电的附加  $V_{BIAS}$  电源轨,支持极低的输入电压。 $I_N$  和  $I_{BIAS}$  引脚分别消耗 1.6 $\mu A$  和 6 $\mu A$  的极低静态电流。低  $I_Q$  和超低压降特性有助于提高功耗敏感型应用中解决方案的效率。例如,  $I_N$  引脚的电源电压可以是高效直流/直流降压稳压器的输出,而  $I_{BIAS}$  引脚电源电压可以是可再充电电池。


TPS7A11 配备了一个有源下拉电路,用于在处于禁用状态时对输出进行快速放电,并提供已知的启动状态。

TPS7A11 采用小型 2.00mm × 2.00mm WSON 6 引脚 (DRV) 封装和超小型 0.74mm × 1.09mm 5 引脚 DSBGA (YKA) 封装,适用于空间受限型应用。

#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TPS7A11	WSON (6)	2.00mm × 2.00mm
	DSBGA (5)	0.74mm × 1.09mm (0.35mm 间距)

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。



压降与  $I_{OUT}$  和温度间的关系 (YKA 封装)



## Table of Contents


<b>1 特性</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>17</b>
<b>2 应用</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>18</b>
<b>3 说明</b> .....	<b>1</b>	8.1 Application Information.....	<b>18</b>
<b>4 Revision History</b> .....	<b>2</b>	8.2 Typical Application.....	<b>23</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Power Supply Recommendations</b> .....	<b>24</b>
<b>6 Specifications</b> .....	<b>5</b>	<b>10 Layout</b> .....	<b>25</b>
6.1 Absolute Maximum Ratings .....	<b>5</b>	10.1 Layout Guidelines.....	<b>25</b>
6.2 ESD Ratings .....	<b>5</b>	10.2 Layout Examples.....	<b>25</b>
6.3 Recommended Operating Conditions .....	<b>5</b>	<b>11 Device and Documentation Support</b> .....	<b>26</b>
6.4 Thermal Information .....	<b>6</b>	11.1 Device Support.....	<b>26</b>
6.5 Electrical Characteristics .....	<b>6</b>	11.2 Documentation Support.....	<b>26</b>
6.6 Typical Characteristics.....	<b>8</b>	11.3 接收文档更新通知.....	<b>26</b>
<b>7 Detailed Description</b> .....	<b>14</b>	11.4 支持资源.....	<b>26</b>
7.1 Overview.....	<b>14</b>	11.5 Trademarks.....	<b>27</b>
7.2 Functional Block Diagram.....	<b>14</b>	11.6 静电放电警告.....	<b>27</b>
7.3 Feature Description.....	<b>14</b>	11.7 术语表.....	<b>27</b>

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision A (December 2018) to Revision B (December 2020)</b>	<b>Page</b>
• 更新了整个文档的表和图的编号格式.....	<b>1</b>
• Updated sequencing requirement to clarify differences between "A" and "non-A" versions.....	<b>15</b>
• Changed <i>Device Nomenclature</i> table.....	<b>26</b>
<b>Changes from Revision * (September 2018) to Revision A (December 2018)</b>	<b>Page</b>
• 将 YKA (DSBGA) 封装状态从“预发布”更改为“量产数据” .....	<b>1</b>
• Added <i>Evaluation Module</i> subsection .....	<b>26</b>

## 5 Pin Configuration and Functions



TI recommends connecting the SON (DRV) package thermal pad to ground.

NC - No internal connection.

**图 5-1. DRV Package, 6-Pin SON With Exposed Thermal Pad, Top View**

**表 5-1. Pin Functions: DRV**

PIN		I/O	DESCRIPTION
NAME	NO.		
IN	6	Input	Input pin. A capacitor is required from IN to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from IN to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the input pin of the device as possible.
OUT	1	Output	Regulated output pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the output capacitor as close to the output pin of the device as possible.
GND	5	—	Ground pin. This pin must be connected to ground.
BIAS	4	Input	BIAS pin. This pin enables the use of low-input voltage, low-output voltage (LILO) conditions. For best performance, use the nominal recommended value or larger ceramic capacitor from BIAS to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the bias capacitor as close to the bias pin of the device as possible.
EN	3	Input	Enable pin. Driving this pin to logic high enables the device. Driving this pin to logic low disables the device. If enable functionality is not required, this pin must be connected to IN or BIAS; however, connecting EN to IN is only acceptable if the IN pin voltage is greater than 0.9 V.
NC	2	—	This pin is not internally connected. Connect to ground for better thermal dissipation or leave floating.
Thermal pad		—	Connect the thermal pad to a large-area ground plane.




图 5-2. YKA Package, 5-Pin DSBGA, Top View

表 5-2. Pin Functions: YKA

PIN		I/O	DESCRIPTION
NO.	NAME		
A1	IN	Input	Input pin. A capacitor is required from IN to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from IN to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the input pin of the device as possible.
A3	OUT	Output	Regulated output pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the output capacitor as close to the output pin of the device as possible.
B2	GND	—	Ground pin. This pin must be connected to ground.
C1	BIAS	Input	BIAS pin. This pin enables the use of low-input voltage, low-output voltage (LILO) conditions. For best performance, use the nominal recommended value or larger ceramic capacitor from BIAS to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the bias capacitor as close to the bias pin of the device as possible.
C3	EN	Input	Enable pin. Driving this pin to logic high enables the device. Driving this pin to logic low disables the device. If enable functionality is not required, this pin must be connected to IN or BIAS; however, connecting EN to IN is only acceptable if the IN pin voltage is greater than 0.9 V.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted.<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	Input, $V_{IN}$	- 0.3	3.6	V
	Enable, $V_{EN}$	- 0.3	6.0	
	Bias, $V_{BIAS}$	- 0.3	6.0	
	Output, $V_{OUT}$	- 0.3	$V_{IN} + 0.3$ <sup>(2)</sup>	
Current	Maximum output	Internally limited		A
Temperature	Operating junction, $T_J$	- 40	150	°C
	Storage, $T_{stg}$	- 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The absolute maximum rating is 3.6 V or ( $V_{IN} + 0.3$  V), whichever is less.

### 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage	0.75		3.3	V
$V_{BIAS}$	Bias voltage	1.7		5.5	V
$V_{OUT}$	Output voltage	0.5		3.0	V
$I_{OUT}$	Peak output current	0		500	mA
$C_{IN}$	Input capacitor	2.2			μF
$C_{BIAS}$	Bias capacitor		0.1		μF
$C_{OUT}$ <sup>(1)</sup>	Output capacitor	2.2		22	μF
$T_J$	Operating junction temperature	- 40		125	°C

- (1) Maximum ESR must be lower than 250 mΩ

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS7A11		UNIT
		DRV (WSON)	YKA (DSBGA)	
		6 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	77.3	169.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	91.6	1.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	41.1	55.4	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	4.3	1.7	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	41.0	55.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	18.6	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 6.5 Electrical Characteristics

over  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ ,  $V_{BIAS} = V_{OUT(NOM)} + 1.4\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = 1.0\text{ V}$ ,  $C_{IN} = 2.2\ \mu\text{F}$ ,  $C_{OUT} = 2.2\ \mu\text{F}$ , and  $C_{BIAS} = 0.1\ \mu\text{F}$  (unless otherwise noted); all typical values are at  $T_J = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Nominal accuracy	$T_J = 25^{\circ}\text{C}$	-0.5	0.5	%
	Accuracy over temperature	$-20^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ , DRV package $V_{OUT(NOM)} + 0.5\text{ V} \leq V_{IN} \leq 3.3\text{ V}$ , $V_{OUT(NOM)} + 1.4\text{ V} \leq V_{BIAS} \leq 5.5\text{ V}$ , $1\text{ mA} \leq I_{OUT} \leq 500\text{ mA}$	-1.25	1.25	%
		$-40^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ , YKA package $V_{OUT(NOM)} + 0.5\text{ V} \leq V_{IN} \leq 3.3\text{ V}$ , $V_{OUT(NOM)} + 1.4\text{ V} \leq V_{BIAS} \leq 5.5\text{ V}$ , $1\text{ mA} \leq I_{OUT} \leq 500\text{ mA}$	-1.25	1.25	
		$-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$ , $V_{OUT(NOM)} + 0.5\text{ V} \leq V_{IN} \leq 3.3\text{ V}$ , $V_{OUT(NOM)} + 1.4\text{ V} \leq V_{BIAS} \leq 5.5\text{ V}$ , $1\text{ mA} \leq I_{OUT} \leq 500\text{ mA}$	-1.5	1.5	
$\Delta V_{OUT} / \Delta V_{IN}$	$V_{IN}$ line regulation	$V_{OUT(NOM)} + 0.5\text{ V} \leq V_{IN} \leq 3.3\text{ V}$	0.001		%/V
$\Delta V_{OUT} / \Delta V_{BIAS}$	$V_{BIAS}$ line regulation	$V_{OUT(NOM)} + 1.4\text{ V} \leq V_{BIAS} \leq 5.5\text{ V}$	0.03		%/V
$\Delta V_{OUT} / \Delta I_{OUT}$	Load regulation	$0.1\text{ mA} \leq I_{OUT} \leq 500\text{ mA}$	0.2		%/A
$I_{Q(BIAS)}$	Bias pin current	$T_J = 25^{\circ}\text{C}$ , $I_{OUT} = 0\text{ mA}$	3	6	8
		$-40^{\circ}\text{C} < T_J < 85^{\circ}\text{C}$ , $I_{OUT} = 0\text{ mA}$			11
		$I_{OUT} = 0\text{ mA}$			14
		$I_{OUT} = 500\text{ mA}$			60
$I_{Q(IN)}$	Input pin current <sup>(1)</sup>	$T_J = 25^{\circ}\text{C}$ , $I_{OUT} = 0\text{ mA}$		1.6	2.1
		$-40^{\circ}\text{C} < T_J < 85^{\circ}\text{C}$ , $I_{OUT} = 0\text{ mA}$			2.3
		$I_{OUT} = 0\text{ mA}$			2.6
		$I_{OUT} = 500\text{ mA}$			11
$I_{SHDN(BIAS)}$	$V_{BIAS}$ shutdown current	$-40^{\circ}\text{C} < T_J < 85^{\circ}\text{C}$ , $V_{IN} = 3.3\text{ V}$ , $V_{BIAS} = 5.5\text{ V}$ , $V_{EN} \leq 0.4\text{ V}$			400
		$-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$ , $V_{IN} = 3.3\text{ V}$ , $V_{BIAS} = 5.5\text{ V}$ , $V_{EN} \leq 0.4\text{ V}$			1200
$I_{SHDN(IN)}$	$V_{IN}$ shutdown current	$-40^{\circ}\text{C} < T_J < 85^{\circ}\text{C}$ , $V_{IN} = 3.3\text{ V}$ , $V_{BIAS} = 5.5\text{ V}$ , $V_{EN} \leq 0.4\text{ V}$			1
		$-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$ , $V_{IN} = 3.3\text{ V}$ , $V_{BIAS} = 5.5\text{ V}$ , $V_{EN} \leq 0.4\text{ V}$			3

## 6.5 Electrical Characteristics (continued)

over  $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ ,  $V_{BIAS} = V_{OUT(NOM)} + 1.4\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = 1.0\text{ V}$ ,  $C_{IN} = 2.2\ \mu\text{F}$ ,  $C_{OUT} = 2.2\ \mu\text{F}$ , and  $C_{BIAS} = 0.1\ \mu\text{F}$  ( unless otherwise noted); all typical values are at  $T_J = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CL}$	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$ , YKA Package	625	920	1175	mA
		$V_{OUT} = 0.9 \times V_{OUT(NOM)}$ , DRV Package	700	990	1250	
$I_{SC}$	Short circuit current limit	$V_{OUT} = 0\text{ V}$		300		mA
$V_{DO(IN)}$	$V_{IN}$ dropout voltage <sup>(2)</sup>	$V_{IN} = V_{OUT(NOM)} - 0.1\text{ V}$ , $I_{OUT} = 500\text{ mA}$ , YKA package		70	110	mV
		$V_{IN} = V_{OUT(NOM)} - 0.1\text{ V}$ , $I_{OUT} = 500\text{ mA}$ , DRV package		90	140	
$V_{DO(BIAS)}$	$V_{BIAS}$ dropout voltage <sup>(2)</sup>	$I_{OUT} = 500\text{ mA}$		0.85	1.2	V
		$I_{OUT} = 250\text{ mA}$		0.75	1.0	
$V_{IN}$ PSRR	$V_{IN}$ power-supply rejection ratio	$f = 1\text{ kHz}$ , $V_{OUT} = 1.0\text{ V}$ , $I_{OUT} = 50\text{ mA}$		64		dB
		$f = 100\text{ kHz}$ , $V_{OUT} = 1.0\text{ V}$ , $I_{OUT} = 50\text{ mA}$		37		
		$f = 1\text{ MHz}$ , $V_{OUT} = 1.0\text{ V}$ , $I_{OUT} = 50\text{ mA}$		31		
		$f = 1.5\text{ MHz}$ , $V_{OUT} = 1.0\text{ V}$ , $I_{OUT} = 50\text{ mA}$		35		
$V_{BIAS}$ PSRR	$V_{BIAS}$ power-supply rejection ratio	$f = 1\text{ kHz}$ , $V_{OUT} = 1.0\text{ V}$ , $I_{OUT} = 500\text{ mA}$		56		dB
		$f = 100\text{ kHz}$ , $V_{OUT} = 1.0\text{ V}$ , $I_{OUT} = 500\text{ mA}$		43		
		$f = 1\text{ MHz}$ , $V_{OUT} = 1.0\text{ V}$ , $I_{OUT} = 500\text{ mA}$		33		
$V_n$	Output voltage noise	Bandwidth = 10 Hz to 100 kHz, $V_{OUT} = 1.0\text{ V}$ , $I_{OUT} = 50\text{ mA}$		93.9		$\mu\text{V}_{RMS}$
$V_{UVLO(BIAS)}$	Bias supply UVLO	$V_{BIAS}$ rising	1.46	1.54	1.63	V
		$V_{BIAS}$ falling	1.35	1.44	1.55	
$V_{UVLO\_HYST(BIAS)}$	Bias supply hysteresis	$V_{BIAS}$ hysteresis		80		mV
$V_{UVLO(IN)}$	Input supply UVLO	$V_{IN}$ rising	645	675	710	mV
		$V_{IN}$ falling	565	600	640	
$V_{UVLO\_HYST(IN)}$	Input supply hysteresis	$V_{IN}$ hysteresis		75		mV
$t_{STR}$	Start-up time <sup>(3)</sup>			525	1200	$\mu\text{s}$
$V_{HI(EN)}$	EN pin logic high voltage		0.9			V
$V_{LO(EN)}$	EN pin logic low voltage				0.4	V
$I_{EN}$	EN pin current	EN = 5.5 V		10		nA
$R_{PULLDOWN}$	Pulldown resistor	$V_{BIAS} = 3.3\text{ V}$ , P version only		120		$\Omega$
$T_{SD}$	Thermal shutdown temperature	Shutdown, temperature rising		160		$^\circ\text{C}$
		Reset, temperature falling		145		

- (1) This is the current flowing from  $V_{IN}$  to GND.
- (2) Dropout is not measured for  $V_{OUT} < 1.0\text{ V}$ .
- (3) Startup time = time from EN assertion to  $0.95 \times V_{OUT(NOM)}$ .

## 6.6 Typical Characteristics

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ ,  $V_{BIAS} = V_{OUT(NOM)} + 1.4\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = C_{OUT} = 2.2\ \mu\text{F}$ , and  $C_{BIAS} = 0.1\ \mu\text{F}$  (unless otherwise noted)




图 6-1. Output Accuracy vs  $I_{OUT}$  and Temperature




图 6-2. Output Accuracy vs  $V_{IN}$  and Temperature




图 6-3. Output Accuracy vs  $I_{OUT}$  and Temperature




图 6-4.  $V_{IN}$  Dropout vs  $I_{OUT}$  and Temperature




图 6-5.  $V_{IN}$  Dropout vs  $I_{OUT}$  and Temperature




图 6-6. Output Accuracy vs  $V_{BIAS}$  and Temperature



### 6.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ ,  $V_{BIAS} = V_{OUT(NOM)} + 1.4\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = C_{OUT} = 2.2\ \mu\text{F}$ , and  $C_{BIAS} = 0.1\ \mu\text{F}$  (unless otherwise noted)




图 6-7.  $V_{BIAS}$  Dropout vs  $I_{OUT}$  and Temperature




图 6-8.  $I_{Q(BIAS)}$  vs  $V_{BIAS}$  and Temperature




图 6-9.  $I_{Q(BIAS)}$  vs  $V_{BIAS}$  and Temperature




图 6-10.  $I_{Q(IN)}$  vs  $V_{IN}$  and Temperature




图 6-11.  $I_{Q(IN)}$  vs  $V_{IN}$  and Temperature





图 6-12. Foldback Output Current Limit vs  $I_{OUT}$  and Temperature


### 6.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ ,  $V_{BIAS} = V_{OUT(NOM)} + 1.4\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = C_{OUT} = 2.2\text{ }\mu\text{F}$ , and  $C_{BIAS} = 0.1\text{ }\mu\text{F}$  (unless otherwise noted)




$V_{OUT} = 1.0\text{ V}$ ,  $V_{EN} < 0.4\text{ V}$

图 6-13.  $I_{SHDN}$  vs  $V_{IN}$  and Temperature




$V_{OUT} = 0.5\text{ V}$

图 6-14. Startup With  $V_{EN} = V_{IN}$




$V_{OUT} = 0.5\text{ V}$

图 6-15. Startup With  $V_{EN}$  and  $V_{BIAS}$  Powering Up Simultaneously




$V_{OUT} = 0.5\text{ V}$

图 6-16. Startup With Separated  $V_{EN}$



$V_{OUT} = 0.5\text{ V}$

图 6-17. Startup With  $V_{BIAS}$  Powering Up After  $V_{IN}$  and  $V_{EN}$









$V_{OUT} = 1.0\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$

图 6-18.  $V_{IN}$  Transient


### 6.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ ,  $V_{BIAS} = V_{OUT(NOM)} + 1.4\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = C_{OUT} = 2.2\ \mu\text{F}$ , and  $C_{BIAS} = 0.1\ \mu\text{F}$  (unless otherwise noted)




### 6.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ ,  $V_{BIAS} = V_{OUT(NOM)} + 1.4\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = C_{OUT} = 2.2\text{ }\mu\text{F}$ , and  $C_{BIAS} = 0.1\text{ }\mu\text{F}$  (unless otherwise noted)




$C_{IN} = 0\text{ }\mu\text{F}$ ,  $V_{OUT} = 1.0\text{ V}$ ,  $I_{OUT} = 500\text{ mA}$ ,  $V_{DO} = V_{IN} - V_{OUT}$

图 6-25.  $V_{IN}$  PSRR vs Frequency and Dropout




$C_{IN} = 0\text{ }\mu\text{F}$ ,  $V_{OUT} = 1.0\text{ V}$ ,  $I_{OUT} = 500\text{ mA}$

图 6-26.  $V_{IN}$  PSRR vs Frequency and  $C_{OUT}$




$C_{IN} = 2.2\text{ }\mu\text{F}$ ,  $V_{OUT} = 1.0\text{ V}$ ,  $I_{OUT} = 500\text{ mA}$ ,  $C_{BIAS} = 0\text{ }\mu\text{F}$

图 6-27.  $V_{BIAS}$  PSRR vs Frequency and  $V_{BIAS}$



$V_{OUT} = 1.0\text{ V}$

图 6-28. Output Noise vs Frequency and  $I_{OUT}$



$I_{OUT} = 500\text{ mA}$

图 6-29. Output Noise vs Frequency and  $V_{OUT}$






图 6-30.  $V_{UVLO(BIAS)}$  Rising and Falling Threshold vs Temperature

### 6.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{ V}$ ,  $V_{BIAS} = V_{OUT(NOM)} + 1.4\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ ,  $C_{IN} = C_{OUT} = 2.2\ \mu\text{F}$ , and  $C_{BIAS} = 0.1\ \mu\text{F}$  (unless otherwise noted)




## 7 Detailed Description

### 7.1 Overview

The TPS7A11 is a low-input, ultra-low dropout, and low quiescent current linear regulator that is optimized for excellent transient performance. These characteristics make the device ideal for most battery-powered applications. The implementation of the BIAS pin on the TPS7A11 vastly improves efficiency of low-voltage output applications by allowing the use of a pre-regulated, low-voltage input supply that offers sub-band-gap output voltages. This low-dropout regulator (LDO) offers foldback current limit, shutdown, thermal protection, high output voltage accuracy of 1.5% over the recommended junction temperature range, and optional active discharge.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Excellent Transient Response

The TPS7A11 responds quickly to a transient on the input supply (line transient) or the output current (load transient) resulting from the device high input impedance and low output impedance across frequency. This same capability also means that the device has a high power-supply rejection ratio (PSRR) and low internal noise floor ( $e_n$ ). The LDO approximates an ideal power supply with outstanding line and load transient performance.

The choice of external component values optimizes the small- and large-signal response; see the [Input and Output Capacitor Requirements](#) section for proper capacitor selection.

### 7.3.1.1 Global Undervoltage Lockout (UVLO)

The TPS7A11 uses two undervoltage lockout circuits: one on the BIAS pin and one on the IN pin to prevent the device from turning on before either  $V_{BIAS}$  and  $V_{IN}$  rise above their lockout voltages. The two UVLO signals are connected internally through an AND gate, as shown in 图 7-1, that allows the device to be turned off when either of these rails are below the lockout voltage.




图 7-1. Global UVLO circuit

### 7.3.2 Active Discharge

The active discharge option has an internal pulldown MOSFET that connects a 120- $\Omega$  resistor to ground when the device is disabled in order to actively discharge the output voltage. The active discharge circuit is activated by driving the enable pin to logic low to disable the device, or when the device is in thermal shutdown.

The discharge time after disabling the device depends on the output capacitance ( $C_{OUT}$ ) and the load resistance ( $R_L$ ) in parallel with the 120- $\Omega$  pulldown resistor. 方程式 1 calculates this time:

$$\tau = \frac{120 \cdot R_L}{120 + R_L} \cdot C_{OUT} \quad (1)$$

Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. Limit reverse current to no more than 5% of the device-rated current.

### 7.3.3 Enable Pin

The enable pin for the device is active high. The output of the device is turned on when the enable pin voltage is greater than the EN pin logic high voltage, and the output of the device is turned off when the enable pin voltage is less than the EN pin logic low voltage. A voltage less than the EN pin logic low voltage on the enable pin disables all internal circuits.

### 7.3.4 Sequencing Requirement

The IN, BIAS, and EN pin voltages can be sequenced in any order without causing damage to the device. The start up is always monotonic regardless of the sequencing order or the ramp rates of the IN, BIAS, and EN pins. For optimum device performance,  $V_{BIAS}$  should be present before enabling the device because the device internal circuitry is powered by  $V_{BIAS}$ . For part numbers with an A following the voltage digits (example: TPS7A11xxPA), the shutdown current is independent of sequencing. For part numbers without an A following the voltage digits (example: TPS7A11xxP), the shutdown current into the BIAS input may increase by approximately 2  $\mu$ A if the BIAS supply was present before the LDO was enabled and then disabled. This behavior can be avoided with part numbers without an A by applying a logic high enable signal before applying the BIAS supply.

See the *Recommended Operating Conditions* table for proper voltage ranges of the IN, BIAS, and EN pins.

### 7.3.5 Internal Foldback Current Limit

The internal foldback current limit circuit is used to protect the LDO against high-load current faults or shorting events. The foldback mechanism lowers the current limit as the output voltage decreases and limits power

dissipation during short-circuit events, while still allowing for the device to operate at the rated output current; see [Figure 6-12](#).

For example, when  $V_{OUT}$  is 90% of  $V_{OUT(nom)}$ , the current limit is  $I_{CL}$  (typical); however, if  $V_{OUT}$  is forced to 0 V, the current limit is  $I_{SC}$  (typical). In many LDOs, the foldback current limit can prevent start up into a constant-current load or a negatively-biased output. A brick-wall current limit is when there is an abrupt current stop after the current limit is reached. The foldback mechanism for this device goes into a brick-wall current limit when  $V_{OUT}$  is 90% of  $V_{OUT(nom)}$ , thus limiting current to  $I_{CL}$  (typical). When  $V_{OUT}$  is approximately 0 V, current is limited to  $I_{SC}$  (typical) in order to provide normal start up into a variety of loads. Thermal shutdown can be activated during a current-limit event because of the high power dissipation typically found in these conditions. To provide proper operation of the current limit, minimize the inductances to the input and load. Continuous operation in current limit is not recommended.

### 7.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the thermal junction temperature ( $T_J$ ) of the main pass-FET rises to the thermal shutdown temperature ( $T_{SD}$ ) for shutdown listed in the *Electrical Characteristics* table. Thermal shutdown hysteresis ensures that the LDO resets again (turns on) when the temperature falls to  $T_{SD}$  for reset.

The thermal time constant of the semiconductor die is fairly short, and thus the device may cycle on and off when thermal shutdown is reached until the power dissipation is reduced.

For reliable operation, limit the junction temperature to a maximum of 125°C. Operation above 125°C causes the device to exceed the operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above a junction temperature of 125°C reduces long-term reliability.

A fast start up when  $T_J > T_{SD}$  for reset (typical, outside of the specified operation range) causes the device thermal shutdown to assert at  $T_{SD}$  for reset, and prevents the device from turning on until the junction temperature is reduced below  $T_{SD}$  for reset.



## 7.4 Device Functional Modes

The device has the following modes of operation:

- Normal operation: The device regulates to the nominal output voltage
- Dropout operation: The pass element operates as a resistor and the output voltage is set as  $V_{IN} - V_{DO}$
- Disabled: The output of the device is disabled and the discharge circuit is activated

表 7-1 shows the conditions that lead to the different modes of operation.

表 7-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER				
	$V_{IN}$	$V_{BIAS}$	$V_{EN}$	$I_{OUT}$	$T_J$
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{BIAS} > V_{OUT} + V_{DO(BIAS)}$	$V_{EN} > V_{HI(EN)}$	$I_{OUT} < I_{CL}$	$T_J < T_{SD}$ for shutdown
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO(IN)}$	$V_{BIAS} < V_{OUT} + V_{DO(BIAS)}$	$V_{EN} > V_{HI(EN)}$	$I_{OUT} < I_{CL}$	$T_J < T_{SD}$ for shutdown
Disabled mode (any true condition disables the device)	$V_{IN} < V_{UVLO(IN)}$	$V_{BIAS} < V_{BIAS(UVLO)}$	$V_{EN} < V_{LO(EN)}$	—	$T_J > T_{SD}$ for shutdown

### 7.4.1 Normal Mode

The device regulates the output to the nominal output voltage when all normal mode conditions in 表 7-1 are met.

### 7.4.2 Dropout Mode

The device is not in regulation, and the output voltage tracks the input voltage minus the voltage drop across the pass element of the device. In this mode, the PSRR, noise, and transient performance of the device are significantly degraded.

### 7.4.3 Disable Mode

In this mode the pass element is turned off, the internal circuits are shut down, and the output voltage is actively discharged to ground by an internal resistor.

## 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 8.1 Application Information

Successfully implementing an LDO in an application depends on the application requirements. This section discusses key device features and how to best implement them to achieve a reliable design.

#### 8.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input, output, and bias pins. Multilayer ceramic capacitors are the industry standard for these types of applications, but must be used with good judgment. Ceramic capacitors that use X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature. Avoid Y5V-rated capacitors because of large variations in capacitance. Regardless of the ceramic capacitor type selected, ceramic capacitance varies with operating voltage and temperature. As a rule of thumb, assume that effective capacitance decreases by as much as 50%. The input, output, and bias capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

#### 8.1.2 Input and Output Capacitor Requirements

A minimum input ceramic capacitor is required for stability. A minimum output ceramic capacitor is also required for stability, refer to the *Recommended Operating Conditions* table for the minimum capacitors values.

The input capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. A higher-value input capacitor may be necessary if large, fast rise-time load or line transients are anticipated, or if the device is located several inches from the input power source. Dynamic performance of the device is improved with the use of an output capacitor larger than the minimum value specified in the *Recommended Operating Conditions* table.

Although a bias capacitor is not required, connect a 0.1- $\mu$ F ceramic capacitor from BIAS to GND for best analog design practice. This capacitor counteracts reactive bias sources if the source impedance is not sufficiently low. Place the input, output, and bias capacitors as close as possible to the device to minimize trace parasitics.

#### 8.1.3 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current while output voltage regulation is maintained. See 图 6-20 to 图 6-23 for typical load transient response. There are two key transitions during a load transient response: the transition from a light to a heavy load, and the transition from a heavy to a light load. The regions in 图 8-1 are broken down as described in this section. Regions A, E, and H are where the output voltage is in steady-state operation.




图 8-1. Load Transient Waveform

During transitions from a light load to a heavy load, the:

- Initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)
- Recovery from the dip results from the LDO increasing the sourcing current, and leads to output voltage regulation (region C)

During transitions from a heavy load to a light load, the:

- Initial voltage rise results from the LDO sourcing a large current, and leads to an increase in the output capacitor charge (region F)
- Recovery from the rise results from the LDO decreasing its sourcing current in combination with the load discharging the output capacitor (region G)

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger dc load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.

#### 8.1.4 Dropout Voltage

Generally, the dropout voltage often refers to the minimum voltage difference between the input and output voltage ( $V_{DO} = V_{IN} - V_{OUT}$ ) that is required for regulation. When  $V_{IN} - V_{OUT}$  drops below the required  $V_{DO}$  for the given load current, the device functions as a resistive switch and does not regulate output voltage. Dropout voltage is linearly proportional to the output current because the device is operating as a resistive switch, see [Figure 6-4](#) and [Figure 6-5](#).

Dropout voltage is also affected by the drive strength for the gate of the pass element, which is nonlinear with respect to  $V_{BIAS}$  on this device because of the inherited nonlinearity of the pass element gate capacitance, see [Figure 6-7](#).

#### 8.1.5 Behavior During Transition From Dropout Into Regulation

Some applications may have transients that place this device into dropout, especially when this device can be powered from a battery with relatively high ESR. The load transient saturates the output stage of the error amplifier when the pass element is driven fully on, making the pass element function like a resistor from  $V_{IN}$  to  $V_{OUT}$ . The error amplifier response time to this load transient is limited because the error amplifier must first recover from saturation and then places the pass element back into active mode. During this time,  $V_{OUT}$  overshoots because the pass element is functioning as a resistor from  $V_{IN}$  to  $V_{OUT}$ .

When  $V_{IN}$  ramps up slowly for start-up, the slow ramp-up voltage may place the device in dropout. As with many other LDOs, the output can overshoot on recovery from this condition. However, this condition is easily avoided through the use of the enable signal.

If operating under these conditions, apply a higher dc load or increase the output capacitance to reduce the overshoot. These solutions provide a path to dissipate the excess charge.

#### 8.1.6 Undervoltage Lockout Circuit Operation

The  $V_{IN}$  UVLO circuit makes sure that the device remains disabled before the input supply reaches the minimum operational voltage range. The  $V_{IN}$  UVLO circuit also makes sure that the device shuts down when the input supply collapses. Similarly, the  $V_{BIAS}$  UVLO circuit makes sure that the device stays disabled before the bias supply reaches the minimum operational voltage range. The  $V_{BIAS}$  UVLO circuit also makes sure that the device shuts down when the bias supply collapses.

[Figure 8-2](#) depicts the UVLO circuit response to various input or bias voltage events. The diagram can be separated into the following parts:

- Region A: The device does not start until the input or bias voltage reaches the UVLO rising threshold
- Region B: Normal operation, regulating device
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold - UVLO hysteresis). The output may fall out of regulation but the device is still enabled.

- Region D: Normal operation, regulating device

- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the output falls as a result of the load and active discharge circuit. The device is re-enabled when the UVLO rising threshold is reached and a normal start-up follows.
- Region F: Normal operation followed by the input or bias falling to the UVLO falling threshold
- Region G: The device is disabled when the input or bias voltages fall below the UVLO falling threshold to 0 V. The output falls as a result of the load and active discharge circuit.




图 8-2. Typical  $V_{IN}$  or  $V_{BIAS}$  UVLO Circuit Operation

### 8.1.7 Power Dissipation ( $P_D$ )

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

方程式 2 calculates the maximum allowable power dissipation for the device in a given package:

$$P_{D-MAX} = [(T_J - T_A) / R_{\theta JA}] \quad (2)$$

方程式 3 represents the actual power being dissipated in the device:

$$P_D = (I_{GND} + I_{OUT}) \times (V_{IN} - V_{OUT}) \quad (3)$$

Power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the TPS7A11 allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device depends on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum power dissipation determines the maximum allowable junction temperature ( $T_J$ ) for the device. According to 方程式 4, maximum power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package and the temperature of the ambient air ( $T_A$ ). The equation is rearranged in 方程式 5 for output current.

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (4)$$

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})] \quad (5)$$

Unfortunately, this thermal resistance ( $R_{\theta JA}$ ) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The  $R_{\theta JA}$  recorded in the *Electrical Characteristics* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout,  $R_{\theta JA}$  is actually the sum of the DRV package junction-to-case (bottom) thermal resistance ( $R_{\theta JC(bot)}$ ) plus the thermal resistance contribution by the PCB copper.

### 8.1.8 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi ( $\Psi$ ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) are used in accordance with [方程式 6](#) and are given in the *Electrical Characteristics* table.

$$\Psi_{JT} : T_J = T_T + \Psi_{JT} \times P_D \text{ and } \Psi_{JB} : T_J = T_B + \Psi_{JB} \times P_D \quad (6)$$


where:

- $P_D$  is the power dissipated as explained in [方程式 3](#)
- $T_T$  is the temperature at the center-top of the device package
- $T_B$  is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

### 8.1.9 Recommended Area for Continuous Operation

The operational area of an LDO is limited by the dropout voltage, output current, junction temperature, and input voltage. The recommended area for continuous operation for a linear regulator is shown in [图 8-3](#) and can be separated into the following regions:

- Dropout voltage limits the minimum differential voltage between the input and the output ( $V_{IN} - V_{OUT}$ ) at a given output current level; see the [Dropout Voltage](#) section for more details.
- The rated output current limits the maximum recommended output current level. Exceeding this rating causes the device to fall out of specification.
- The rated junction temperature limits the maximum junction temperature of the device. Exceeding this rating causes the device to fall out of specification and reduces long-term reliability.
  - [方程式 5](#) provides the shape of the slope. The slope is nonlinear because the maximum rated junction temperature of the LDO is controlled by the power dissipation across the LDO, thus when  $V_{IN} - V_{OUT}$  increases the output current must decrease.
- The rated input voltage range governs both the minimum and maximum of  $V_{IN} - V_{OUT}$ .




**图 8-3. Continuous Operation Diagram With Description of Regions**



### 8.2.3 Application Curve

图 8-5 shows a plot of the calculated efficiency.



$$V_{IN} = V_{EN} = 1.2 \text{ V}, C_{IN} = 2.2 \text{ } \mu\text{F}, V_{OUT} = 1.0 \text{ V}, C_{OUT} = 2.2 \text{ } \mu\text{F}, V_{BIAS} = 2.4 \text{ V}, C_{BIAS} = 0.1 \text{ } \mu\text{F}$$

图 8-5. TPS7A11 Output Efficiency at 1.2  $V_{IN}$  and 1.0  $V_{OUT}$

## 9 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 0.75 V to 3.3 V and a bias supply voltage range of 1.7 V to 5.5 V. The input and bias supplies must be well regulated and free of spurious noise. To make sure that the output voltage is well regulated and dynamic performance is optimum, the input supply must be at least  $V_{OUT(nom)} + 0.5 \text{ V}$  and  $V_{BIAS} = V_{OUT(nom)} + V_{DO(BIAS)}$ .



## 10 Layout

### 10.1 Layout Guidelines

For correct printed circuit board (PCB) layout, follow these guidelines:

- Place input, output, and bias capacitors as close to the device as possible
- Use copper planes for device connections to optimize thermal performance
- Place thermal vias around the device to distribute heat

### 10.2 Layout Examples




图 10-1. Recommended Layout for YKA Package




图 10-2. Recommended Layout for DRV Package

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

##### 11.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS7A11. The [TPS720xxDRVEVM evaluation module](#) (and [related user guide](#)) can be requested at the Texas Instruments website through the product folders or purchased directly from the [TI eStore](#).

##### 11.1.2 Spice Model

Spice models for this device are available through the for the TPS7A11 product folder under the [Tool and Software](#) tab.

##### 11.1.3 Device Nomenclature

表 11-1. Device Nomenclature<sup>(1) (2)</sup>

PRODUCT	V <sub>OUT</sub>
TPS7A11xx(x)(P)(A)yyyz	<p><b>xx(x)</b> is the nominal output voltage. For output voltages with a resolution of 50 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V).</p> <p><b>(P)</b>, when present, indicates the active discharge option.</p> <p><b>(A)</b>, when present, indicates the BIAS shutdown current is independent of sequencing. See the <a href="#">Sequencing Requirement</a> section.</p> <p><b>yyy</b> is the package designator.</p> <p><b>z</b> is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</p> <p><b>()</b> indicates optional placeholders.</p>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on [www.ti.com](#).

(2) Output voltages from 0.5 V to 3.0 V in 50-mV increments are available. Contact the factory for details and availability.

## 11.2 Documentation Support

### 11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [TPS720xxDRVEVM Evaluation Module user's guide](#)
- Texas Instruments, [Using New Thermal Metrics application report](#)
- Texas Instruments, [AN-1112 DSBGA Wafer Level Chip Scale Package application report](#)
- Texas Instruments, [TIDA-01566 Light Load Efficient, Low Noise Power Supply Reference Design for Wearables and IoT design guide](#)

### 11.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.4 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

## 11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.  
所有商标均为其各自所有者的财产。

## 11.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 11.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A1105PYKAR	ACTIVE	DSBGA	YKA	5	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	G	<a href="#">Samples</a>
TPS7A1106PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1R6H	<a href="#">Samples</a>
TPS7A1106PDRVT	ACTIVE	WSO	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1R6H	<a href="#">Samples</a>
TPS7A1106PYKAR	ACTIVE	DSBGA	YKA	5	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	H	<a href="#">Samples</a>
TPS7A11075PYKAR	ACTIVE	DSBGA	YKA	5	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	I	<a href="#">Samples</a>
TPS7A1108PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1R7H	<a href="#">Samples</a>
TPS7A1108PDRVT	ACTIVE	WSO	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1R7H	<a href="#">Samples</a>
TPS7A1109PYKAR	ACTIVE	DSBGA	YKA	5	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	J	<a href="#">Samples</a>
TPS7A11105PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1R9H	<a href="#">Samples</a>
TPS7A11105PDRVT	ACTIVE	WSO	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1R9H	<a href="#">Samples</a>
TPS7A11105PYKAR	ACTIVE	DSBGA	YKA	5	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	K	<a href="#">Samples</a>
TPS7A1110PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1R8H	<a href="#">Samples</a>
TPS7A1110PDRVT	ACTIVE	WSO	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1R8H	<a href="#">Samples</a>
TPS7A1110PYKAR	ACTIVE	DSBGA	YKA	5	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	L	<a href="#">Samples</a>
TPS7A1111PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RAH	<a href="#">Samples</a>
TPS7A1111PDRVT	ACTIVE	WSO	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RAH	<a href="#">Samples</a>
TPS7A1111PYKAR	ACTIVE	DSBGA	YKA	5	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	3	<a href="#">Samples</a>
TPS7A1112PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RBH	<a href="#">Samples</a>
TPS7A1112PDRVT	ACTIVE	WSO	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RBH	<a href="#">Samples</a>
TPS7A1112PYKAR	ACTIVE	DSBGA	YKA	5	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	U	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A1115PDRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RCH	<a href="#">Samples</a>
TPS7A1115PDRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RCH	<a href="#">Samples</a>
TPS7A1118PDRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RDH	<a href="#">Samples</a>
TPS7A1118PDRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RDH	<a href="#">Samples</a>
TPS7A1118PYKAR	ACTIVE	DSBGA	YKA	5	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	M	<a href="#">Samples</a>
TPS7A1119PYKAR	ACTIVE	DSBGA	YKA	5	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D	<a href="#">Samples</a>
TPS7A1125PDRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1REH	<a href="#">Samples</a>
TPS7A1125PDRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1REH	<a href="#">Samples</a>
TPS7A1128PDRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RFH	<a href="#">Samples</a>
TPS7A1128PDRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RFH	<a href="#">Samples</a>
TPS7A1128PYKAR	ACTIVE	DSBGA	YKA	5	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	N	<a href="#">Samples</a>
TPS7A1130PDRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RGH	<a href="#">Samples</a>
TPS7A1130PDRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1RGH	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.


**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION




### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A1105PYKAR	DSBGA	YKA	5	12000	180.0	8.4	0.9	1.25	0.48	2.0	8.0	Q1
TPS7A1106PDRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1106PDRVT	WSO	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1106PYKAR	DSBGA	YKA	5	12000	180.0	8.4	0.9	1.25	0.48	2.0	8.0	Q1
TPS7A11075PYKAR	DSBGA	YKA	5	12000	180.0	8.4	0.9	1.25	0.48	2.0	8.0	Q1
TPS7A1108PDRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1108PDRVT	WSO	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1109PYKAR	DSBGA	YKA	5	12000	180.0	8.4	0.9	1.25	0.48	2.0	8.0	Q1
TPS7A11105PDRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A11105PDRVT	WSO	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A11105PYKAR	DSBGA	YKA	5	12000	180.0	8.4	0.9	1.25	0.48	2.0	8.0	Q1
TPS7A1110PDRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1110PDRVT	WSO	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1110PYKAR	DSBGA	YKA	5	12000	180.0	8.4	0.9	1.25	0.48	2.0	8.0	Q1
TPS7A1111PDRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1111PDRVT	WSO	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1111PYKAR	DSBGA	YKA	5	12000	180.0	8.4	0.9	1.25	0.48	2.0	8.0	Q1
TPS7A1112PDRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A1112PDRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1112PYKAR	DSBGA	YKA	5	12000	180.0	8.4	0.9	1.25	0.48	2.0	8.0	Q1
TPS7A1115PDRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1115PDRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1118PDRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1118PDRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1118PYKAR	DSBGA	YKA	5	12000	180.0	8.4	0.9	1.25	0.48	2.0	8.0	Q1
TPS7A1119PYKAR	DSBGA	YKA	5	12000	180.0	8.4	0.9	1.25	0.48	2.0	8.0	Q1
TPS7A1125PDRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1125PDRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1128PDRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1128PDRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1128PYKAR	DSBGA	YKA	5	12000	180.0	8.4	0.9	1.25	0.48	2.0	8.0	Q1
TPS7A1130PDRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7A1130PDRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A1105PYKAR	DSBGA	YKA	5	12000	182.0	182.0	20.0
TPS7A1106PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A1106PDRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS7A1106PYKAR	DSBGA	YKA	5	12000	182.0	182.0	20.0
TPS7A11075PYKAR	DSBGA	YKA	5	12000	182.0	182.0	20.0
TPS7A1108PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS7A1108PDRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS7A1109PYKAR	DSBGA	YKA	5	12000	182.0	182.0	20.0
TPS7A11105PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS7A11105PDRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS7A11105PYKAR	DSBGA	YKA	5	12000	182.0	182.0	20.0
TPS7A1110PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS7A1110PDRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS7A1110PYKAR	DSBGA	YKA	5	12000	182.0	182.0	20.0
TPS7A1111PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS7A1111PDRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS7A1111PYKAR	DSBGA	YKA	5	12000	182.0	182.0	20.0
TPS7A1112PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS7A1112PDRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS7A1112PYKAR	DSBGA	YKA	5	12000	182.0	182.0	20.0
TPS7A1115PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS7A1115PDRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS7A1118PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS7A1118PDRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS7A1118PYKAR	DSBGA	YKA	5	12000	182.0	182.0	20.0
TPS7A1119PYKAR	DSBGA	YKA	5	12000	182.0	182.0	20.0
TPS7A1125PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS7A1125PDRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS7A1128PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS7A1128PDRVT	WSON	DRV	6	250	210.0	185.0	35.0
TPS7A1128PYKAR	DSBGA	YKA	5	12000	182.0	182.0	20.0
TPS7A1130PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS7A1130PDRVT	WSON	DRV	6	250	210.0	185.0	35.0

## GENERIC PACKAGE VIEW

DRV 6



WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4206925/F



4222173/B 04/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:25X



SOLDER MASK DETAILS

4222173/B 04/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

# EXAMPLE STENCIL DESIGN

DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL


EXPOSED PAD #7  
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:30X

4222173/B 04/2018

NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

YKA0005



**PACKAGE OUTLINE**  
**DSBGA - 0.4 mm max height**

DIE SIZE BALL GRID ARRAY



D: Max = 1.12 mm, Min = 1.06 mm  
 E: Max = 0.77 mm, Min = 0.71 mm

4223737/B 05/2017

NOTES:

NanoFree is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. NanoFree™ package configuration.

# EXAMPLE BOARD LAYOUT


YKA0005

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:50X



SOLDER MASK DETAILS  
NOT TO SCALE

4223737/B 05/2017

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YKA0005

DSBGA - 0.4 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.075 mm - 0.1 mm THICK STENCIL  
SCALE:50X

4223737/B 05/2017

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司