







TPS7A16A ZHCSPP1 - MAY 2022

TPS7A16A 具有使能和电源正常指示功能的 60V、5µA l_Q、100mA 低压降稳压器

1 特性

- 宽输入电压范围:3V至60V ٠
- 超低静态电流:5µA •
- 关断时静态电流为:1µA ٠
- 输出电流:100mA
- 低压降: 20 mA 时为 60 mV
- 精度:2%
- 可提供:
 - 固定输出电压: 3.3V 和 5V
 - 可调版本:大概 1.2V 至 18.5V
- 具有可编程延迟的电源正常指示功能
- 电流限制和热关断保护
- 与陶瓷输出电容器一起工作时保持稳定:≥2.2µF ٠
- 封装:高热性能 HVSSOP-8 PowerPAD™

2 应用

- 紧急呼叫 (eCall)
- 电池管理系统 (BMS)
- 车载充电器 (OBC) 和无线充电器
- 直流/直流转换器 •

3 说明

TPS7A16A 超低功耗、低压降 (LDO) 稳压器具有超低 静态电流、高输入电压以及微型高热性能封装等诸多优 势。

TPS7A16A 设计用于连续或者断续(备用电源)电池 供电的应用,在此类应用中超低的静态电流对于延长系 统电池的寿命十分关键。


TPS7A16A 提供了一个与标准互补金属氧化物半导体 (CMOS)逻辑兼容的使能引脚 (EN),以及一个具有用 户可编程延迟的集成开漏高电平有效电源正常输出 (PG)。这些引脚用于基于微控制器、由电池供电且需 要电源轨排序的应用。

此外,TPS7A16A 非常适合为多节电池解决方案(从 多节电池电动工具组到汽车应用)生成低电压电源。 TPS7A16A 器件不但能够提供一个稳压良好的电压 轨,还能够承受瞬态电压并在电压瞬态期间保持稳压状 态。这些特性意味着电涌保护电路更加简单且更为经济 高效。

器件信息(1)

器件型号	封装	封装尺寸(标称值)
TPS7A16A	HVSSOP PowerPAD (8)	3.00mm × 3.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



典型应用原理图





Table of Contents

1 特性 2 应用	1
3 说明	
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	5
6.5 Electrical Characteristics	5
6.6 Typical Characteristics	6
7 Detailed Description	9
7.1 Overview	
7.2 Functional Block Diagram	
7.3 Feature Description.	
7.4 Device Functional Modes	

8 Application and Implementation	11
8.1 Application Information	11
8.2 Typical Application	
9 Power Supply Recommendations	
10 Layout	14
10.1 Layout Guidelines	
10.2 Layout Examples	
11 Device and Documentation Support	17
11.1 Device Support	17
11.2 接收文档更新通知	17
11.3 支持资源	17
11.4 Trademarks	17
11.5 Electrostatic Discharge Caution	17
11.6 术语表	
12 Mechanical, Packaging, and Orderable	
Information	
12.1 Mechanical Data	

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
May 2022	*	Initial release



5 Pin Configuration and Functions




图 5-1. DGN Package, 8-Pin HVSSOP PowerPAD With Exposed Thermal Pad (Top View)

NC - No internal connection

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
DELAY	7	0	Delay pin. Connect a capacitor to GND to adjust the PG delay time; leave open if the reset function is not needed.
EN	5	I	Enable pin. This pin turns the regulator on or off. If $V_{EN} \ge V_{EN_HI}$, the regulator is enabled. If $V_{EN} \le V_{EN_LO}$, the regulator is disabled. If not used, the EN pin can be connected to IN. Make sure that $V_{EN} \le V_{IN}$ at all times.
FB/DNC	2	I	For the adjustable version, the feedback pin is the input to the control-loop error amplifier. This pin sets the output voltage of the device when the regulator output voltage is set by external resistors. For the fixed-voltage versions, do not connect to this pin. Do not route this pin to any electrical net, not even to GND or IN.
GND	4	_	Ground pin.
IN	8	I	Regulator input supply pin. A capacitor > 0.1 μ F must be tied from this pin to ground to assure stability. Connect a 10- μ F ceramic capacitor from IN to GND (as close to the device as possible) to reduce circuit sensitivity to the printed-circuit-board (PCB) layout, especially when long input traces or high source impedances are encountered.
NC	6		This pin can be left open or tied to any voltage between GND and IN.
OUT	1	0	Regulator output pin. A capacitor > 2.2 µF must be tied from this pin to ground to assure stability. Connect a 10-µF ceramic capacitor from OUT to GND (as close to the device as possible) to maximize ac performance.
PG	3	0	Power-good pin. Open-collector output; leave open or connect to GND if the power-good function is not needed.
Thermal pad	Pad	_	Solder to the PCB to enhance thermal performance. Although the thermal pad can be left floating, TI highly recommends connecting the thermal pad to the GND plane.



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	IN pin to GND pin	- 0.3	62	
	OUT pin to GND pin	- 0.3	20	
	OUT pin to IN pin	- 62	0.3	
	FB pin to GND pin	- 0.3	3	
Voltage	FB pin to IN pin	- 62	0.3	V
	EN pin to IN pin	- 62	0.3	
	EN pin to GND pin	- 0.3	62	
	PG pin to GND pin	- 0.3	5.5	
	DELAY pin to GND pin	- 0.3	5.5	
Current	Peak output	Internally limit	ed	
T	Operating virtual junction, T _J , absolute maximum ⁽²⁾	- 40	150	0°
Temperature	Storage, T _{STG}	- 65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Permanent damage does not occur to the part operating within this range, though electrical performance is not specified outside the operating ambient temperature range.

6.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostatic discharge		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ Device HBM ESD classification level 2		±2000	
	Electrostatic discharge	specification JESD22-C101 ⁽²⁾	Corner pins (OUT, GND, IN, and EN)	±750	V
			Other pins	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage	3	60	V
V _{OUT}	Output voltage	1.2	18.5	V
EN	EN pin voltage	0	V _{IN}	V
	EN pin slew-rate, voltage ramp-up		1.5	V/µs
DELAY	Delay pin voltage	0	5	V
PG	Power-good pin voltage	0	5	V



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DGN (HVSSOP)	UNIT	
		8 PINS	UNIT	
R _{0 JA}	Junction-to-ambient thermal resistance	52.5	°C/W	
R _{0 JC(top)}	Junction-to-case(top) thermal resistance	72.2	°C/W	
R _{0 JB}	Junction-to-board thermal resistance	24.1	°C/W	
ΨJT	Junction-to-top characterization parameter	2.3	°C/W	
ψ _{JB}	Junction-to-board characterization parameter	24.0	°C/W	
R _{0 JC(bot)}	Junction-to-case(bottom) thermal resistance	10.1	°C/W	

(1) For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

at T_A = -40°C to +125°C, V_{IN} = $V_{OUT(NOM)}$ + 500 mV or V_{IN} = 3 V (whichever is greater), V_{EN} = V_{IN} , I_{OUT} = 10 μ A, C_{IN} = 2.2 μ F, C_{OUT} = 2.2 μ F, and FB tied to OUT (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range		3		60	V
V _{REF}	Internal reference	$T_A = 25^{\circ}C$, $V_{FB} = V_{REF}$, $V_{IN} = 3$ V, $I_{OUT} = 10$ μ A	1.169	1.193	1.217	V
V _{UVLO}	Undervoltage lockout threshold			2		V
V _{OUT}	Output voltage range	$V_{IN} \ge V_{OUT(NOM)}$ + 0.5 V	V _{REF}		18.5	V
	Overall V _{OUT} accuracy	$\label{eq:VOUT(NOM)} \begin{array}{c} V_{OUT(NOM)} \texttt{+} 0.5 \ V \leqslant V_{\text{IN}} \leqslant 60 \ V^{(1)} \texttt{,} \\ 10 \ \mu \mbox{ A} \leqslant \mbox{I}_{OUT} \leqslant 100 \ \mbox{mA} \end{array}$	- 2%		2%	
$\Delta V_{O(\Delta VI)}$	Line regulation	$3 V \leqslant V_{IN} \leqslant 60 V$		±1		%V _{OUT}
$\Delta V_{O(\Delta IO)}$	Load regulation	10 μ A \leq I _{OUT} \leq 100 mA		±1		%V _{OUT}
	Dreneut veltere	V _{IN} = 0.95xV _{OUT(NOM)} , I _{OUT} = 20 mA		60		ma) (
V _{DO}	Dropout voltage	V_{IN} = 0.95 × $V_{OUT(NOM)}$, I_{OUT} = 100 mA		265	500	mV
	Current limit	V_{OUT} = 90% $V_{OUT(NOM)}$, V_{IN} = $V_{OUT(NOM)}$ + 1 $V^{(3)}$	101	225	400	mA
I _{LIM}	Current limit	V _{OUT} = 90% V _{OUT(NOM)} , V _{IN} = 3 V ⁽⁴⁾	101	225	400	
1	Ground current	3 V \leqslant V $_{\rm IN}$ \leqslant 60 V, I $_{\rm OUT}$ = 10 μ A		5	15	μA
I _{GND}		I _{OUT} = 100 mA, V _{OUT} = 1.2 V		60		
I _{SHDN}	Shutdown supply current	V _{EN} = 0.4 V, V _{IN} = 12 V		0.59	5.0	μA
I _{FB}	Feedback current ⁽²⁾		- 1	0	1	μA
I _{EN}	Enable current	$3 \text{ V} \leqslant \text{V}_{\text{IN}} \leqslant 12 \text{ V}, \text{V}_{\text{IN}}$ = V_{EN}	- 1	0.01	1	μA
V _{EN_HI}	Enable high-level voltage		1.2			V
V _{EN_LO}	Enable low-level voltage				0.3	V
	DO trip threads ald	OUT pin floating, V_{FB} increasing, $V_{IN} \geqslant V_{IN_MIN}$	85		95	0/11/
VIT	PG trip threshold	OUT pin floating, V_{FB} decreasing, $V_{IN} \geqslant V_{IN_MIN}$	83		93	%V _{OUT}
V _{HYS}	PG trip hysteresis			2.3		%V _{OUT}
V _{PG, LO}	PG output low voltage	OUT pin floating, V_{FB} = 80% V_{REF} , I_{PG} = 100 μ A			0.4	V
I _{PG, LKG}	PG leakage current	V _{PG} = V _{OUT(NOM)}	- 1		1	μ Α
IDELAY	DELAY pin current			1	2	μA
PSRR	Power-supply rejection ratio	V_{IN} = 3 V, $V_{OUT(NOM)}$ = V_{REF} , C_{OUT} = 10 μ F, f = 100 Hz		50		dB
т		Shutdown, temperature increasing		175		ŝ
T _{SD}	Thermal shutdown temperature	Reset, temperature decreasing		155		°C

(1) Maximum input voltage is limited to 24 V because of the package power dissipation limitations at full load (P ≈ (V_{IN} - V_{OUT}) × I_{OUT} = (24 V - V_{REF}) × 50 mA ≈ 1.14 W). The device is capable of sourcing a maximum current of 50 mA at higher input voltages as long as the power dissipated is within the thermal limits of the package plus any external heat sinking.

(2) $I_{FB} > 0 \ \mu A$ flows out of the device.

(3) For fixed output voltages only.


(4) For adjustable output only, where $V_{OUT} = 1.2 V$.





6.6 Typical Characteristics


at $T_A = -40^{\circ}$ C to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10 \ \mu$ A, $C_{IN} = 1 \ \mu$ F, $C_{OUT} = 2.2 \ \mu$ F, and FB tied to OUT (unless otherwise noted)





6.6 Typical Characteristics (continued)


at $T_A = -40^{\circ}$ C to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10 \ \mu$ A, $C_{IN} = 1 \ \mu$ F, $C_{OUT} = 2.2 \ \mu$ F, and FB tied to OUT (unless otherwise noted)





6.6 Typical Characteristics (continued)

at $T_A = -40^{\circ}$ C to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10 \ \mu$ A, $C_{IN} = 1 \ \mu$ F, $C_{OUT} = 2.2 \ \mu$ F, and FB tied to OUT (unless otherwise noted)






7 Detailed Description

7.1 Overview

The TPS7A16A is an ultra-low-power, low-dropout (LDO) voltage regulator that offers the benefits of ultra-low quiescent current, high input voltage, and miniaturized, high thermal-performance packaging. The TPS7A16A also offers an enable pin (EN) and an integrated open-drain, active-high, power-good output (PG) with a user-programmable delay.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable (EN)

The enable pin is a high-voltage-tolerant pin. A high input on EN actives the device and turns on the regulator. For self-bias applications, connect this input to the IN pin. Ensure that $V_{EN} \leq V_{IN}$ at all times.

When the enable signal is comprised of pulse-width modulation (PWM) pulses, the slew rate of the rising and falling edges must be less than 1.5 V/ μ s. Adding a 0.1- μ F capacitor from the EN pin to GND is recommended.

7.3.2 Regulated Output (V_{OUT})

The OUT pin is the regulated output based on the required voltage. The output has current limitation. During initial power up, the regulator has a soft-start incorporated to control the initial current through the pass element. In the event that the regulator drops out of regulation, the output tracks the input minus a drop based on the load current. When the input voltage drops below the undervoltage lockout (UVLO) threshold, the regulator shuts down until the input voltage recovers above the minimum start-up level.

7.3.3 PG Delay Timer (DELAY)

The power-good delay time (t_{DELAY}) is defined as the time period from when V_{OUT} exceeds the PG trip threshold voltage (V_{IT}) to when the PG output is high. This power-good delay time is set by an external capacitor (C_{DELAY}) connected from the DELAY pin to GND; this capacitor is charged from 0 V to approximately 1.8 V by the DELAY pin current (I_{DELAY}) when V_{OUT} exceeds the PG trip threshold (V_{IT}).



7.4 Device Functional Modes

7.4.1 Power-Good

The power-good (PG) pin is an open-drain output and can be connected to any 5.5-V or lower rail through an external pullup resistor. When no C_{DELAY} is used, the PG output is high-impedance when V_{OUT} is greater than the PG trip threshold (V_{IT}). If V_{OUT} drops below V_{IT} , the open-drain output turns on and pulls the PG output low. If output voltage monitoring is not needed, the PG pin can be left floating or connected to GND.

To ensure proper operation of the power-good feature, maintain V_{IN} \ge 3 V (V_{IN MIN}).

7.4.1.1 Power-Good Delay and Delay Capacitor

The power-good delay time (t_{DELAY}) is defined as the time period from when V_{OUT} exceeds the PG trip threshold voltage (V_{IT}) to when the PG output is high. This power-good delay time is set by an external capacitor (C_{DELAY}) connected from the DELAY pin to GND; this capacitor is charged from 0 V to approximately 1.8 V by the DELAY pin current (I_{DELAY}) when V_{OUT} exceeds the PG trip threshold (V_{IT}).

When C_{DELAY} is used, the PG output is high-impedance when V_{OUT} exceeds V_{IT}, and V_{DELAY} exceeds V_{REF}.

The power-good delay time can be calculated using: $t_{DELAY} = (C_{DELAY} \times V_{REF}) / I_{DELAY}$. For example, when $C_{DELAY} = 10$ nF, the PG delay time is approximately 12 ms; that is, $(10 \text{ nF} \times 1.193 \text{ V}) / 1 \mu \text{ A} = 11.93 \text{ ms}$.



8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS7A16A offers the benefit of ultra-low quiescent current, high input voltage, and miniaturized, high-thermal-performance packaging.

The TPS7A16A is designed for continuous or sporadic (power backup) battery-operated applications where ultra-low quiescent current is critical to extending system battery life.

8.2 Typical Application

8.2.1 TPS7A16A Circuit as an Adjustable Regulator




图 8-1. The TPS7A16A Circuit as an Adjustable Regulator Schematic

8.2.1.1 Design Requirements

8-1 lists the design parameters for this application.

衣 8-1. Design Parameters				
DESIGN PARAMETER	EXAMPLE VALUE			
Input voltage range	5.5 V to 40 V			
Output voltage	5 V			
Output current rating	100 mA			
Output capacitor range	2.2 μF to 100 μF			
Delay capacitor range	100 pF to 100 nF			

表	8-1.	Desian	Parame	eters
---	------	--------	--------	-------



8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Adjustable Voltage Operation

The TPS7A16A has an output voltage range from 1.194 V to 20 V. As shown in 🕅 8-2, the nominal output of the device is set by two external resistors.




图 8-2. Adjustable Operation

方程式 1 can calculate R_1 and R_2 for any output voltage range:

$$R_{1} = R_{2} \left(\frac{V_{OUT}}{V_{REF}} - 1 \right)$$
(1)

8.2.1.2.1.1 Resistor Selection

Use resistors in the order of $M\Omega$ to keep the overall quiescent current of the system as low as possible (by making the current used by the resistor divider negligible compared to the quiescent current of the device).

If greater voltage accuracy is required, take into account the voltage offset contributions as a result of feedback current and use 0.1% tolerance resistors.

表 8-2 shows the resistor combination to achieve an output for a few of the most common rails using commercially available 0.1% tolerance resistors to maximize nominal voltage accuracy, while adhering to the formula in 方程式 1.

V _{OUT}	R ₁	R ₂	V _{OUT} / (R ₁ + R ₂) « I _Q	NOMINAL ACCURACY					
1.194 V	0Ω	∞	0 µ A	±2%					
1.8 V	1.18 M Ω	2.32 M Ω	514 nA	±(2% + 0.14%)					
25 V	1.5 M Ω	1.37 M Ω	871 nA	±(2% + 0.16%)					
3.3 V	2 Μ Ω	1.13 M Ω	1056 nA	±(2% + 0.35%)					
5 V	3.4 M Ω	1.07 M Ω	1115 nA	±(2% + 0.39%)					
10 V	7.87 Μ Ω	1.07 M Ω	1115 nA	±(2% + 0.42%)					
12 V	14.3 M Ω	1.58 M Ω	755 nA	±(2% + 0.18%)					
15 V	42.2 M Ω	3.65 M Ω	327 nA	±(2% + 0.19%)					
18 V	16.2 M Ω	1.15 M Ω	1038 nA	±(2% + 0.26%)					

表 8-2. Selected Resistor Combinations

Close attention must be paid to board contamination when using high-value resistors; board contaminants can significantly impact voltage accuracy. If board cleaning measures cannot be ensured, consider using a fixed-voltage version of the TPS7A16A or using resistors in the order of hundreds or tens of k Ω .



8.2.1.2.2 Capacitor Recommendations

Use low equivalent-series-resistance (ESR) capacitors for the input, output, and feed-forward capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved overtemperature performance, but ceramic X5R capacitors are the most cost-effective and are available in higher values.

However, high-ESR capacitors can degrade PSRR.

8.2.1.2.3 Input and Output Capacitor Requirements

The TPS7A16A ultra-low-power, high-voltage linear regulator achieves stability with a minimum input capacitance of 0.1 μ F and output capacitance of 2.2 μ F; however, use a 10- μ F ceramic capacitor to maximize ac performance.


8.2.1.2.4 Feed-Forward Capacitor (Only for Adjustable Version)

Although a feed-forward capacitor (C_{FF}) from OUT to FB is not needed to achieve stability, using a 0.01- μ F feed-forward capacitor helps maximize ac performance.

8.2.1.2.5 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

8.2.1.3 Application Curves





9 Power Supply Recommendations

The device is designed for operation from an input voltage supply with a range between 3 V and 60 V. This input supply must be well regulated. The TPS7A16A ultra-low-power, high-voltage linear regulator achieves stability with a minimum input capacitance of 0.1 μ F and output capacitance of 2.2 μ F; however, use a 10- μ F ceramic capacitor to maximize ac performance.

10 Layout

10.1 Layout Guidelines

To improve ac performance such as PSRR, output noise, and transient response, the board is recommended to be designed with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. This grounding scheme is commonly referred to as *star grounding*. In addition, directly connect the ground connection for the output capacitor to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized in order to maximize performance and ensure stability. Every capacitor must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they can impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance denoted in this document, use the same layout pattern used for the TPS7A16A evaluation board, available at www.ti.com.

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, bypass the IN pin to ground with a low-ESR ceramic bypass capacitor with X5R or X7R dielectric.

Acceptable performance can be obtained with alternative PCB layouts; however, the layout and the schematic have been shown to produce good results and are meant as a guideline.

图 10-1 illustrates the schematic for the suggested layout. 图 10-2 and 图 10-3 depict the top and bottom printed circuit board (PCB) layers for the suggested layout, respectively.

10.1.1 Additional Layout Considerations

The high impedance of the FB pin makes the regulator sensitive to parasitic capacitances that can couple undesirable signals from nearby components (especially from logic and digital devices, such as microcontrollers and microprocessors). These capacitively-coupled signals can produce undesirable output voltage transients. Thus, use a fixed-voltage version of the TPS7A16A, or isolate the FB node by flooding the local PCB area with ground-plane copper to minimize any undesirable signal coupling.

10.1.2 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Using heavier copper increases the effectiveness of removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heat sink effectiveness.

Power dissipation depends on input voltage and load conditions. As 5程式 2 shows, power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass transistor:

$$\mathsf{P}_{\mathsf{D}} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \mathsf{I}_{\mathsf{OUT}}$$

(2)




10.1.3 Thermal Considerations

Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat-spreading area. For reliable operation, limit junction temperature to a maximum of 125°C at the worst-case ambient temperature for a given application. To estimate the margin of safety in a complete design (including the copper heat-spreading area), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 45°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A16A is designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TPS7A16A into thermal shutdown degrades device reliability.



10.2 Layout Examples

图 10-1. Schematic for Suggested Layout




图 10-2. Suggested Layout: Top Layer




图 10-3. Suggested Layout: Bottom Layer



11 Device and Documentation Support 11.1 Device Support

11.1.1 Device Nomenclature

表 11-1. Device Nomenclature1

PRODUCT	V _{OUT} , PACKAGE, QUANTITY				
TPS7A16 xx A yyyz	 xx is the nominal output voltage. Two digits are used in the ordering number (for example, 33 = 3.3 V; 01 = adjustable). yyy is the package designator. z is the package quantity. R is for reel (2500 pieces for DGN). 				

1. For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

PowerPAD[™] and TI E2E[™] are trademarks of Texas Instruments. 所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



12.1 Mechanical Data


DGN0008A



PACKAGE OUTLINE

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.

- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
 Reference JEDEC registration MO-187.






EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

DGN0008A

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.






EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

DGN0008A

SMALL OUTLINE PACKAGE



NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

11. Board assembly site may have different recommendations for stencil design.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A1601ADGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	2RDT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS7A16A :



www.ti.com

Automotive : TPS7A16A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

DGN 8

3 x 3, 0.65 mm pitch

GENERIC PACKAGE VIEW

PowerPAD[™] HVSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






PACKAGE OUTLINE

DGN0008A

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

- per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.




DGN0008A

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




DGN0008A

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司