

TPS7A24 200mA、18V、超低 I_Q 低压降稳压器

1 特性

- 超低 I_Q : 2.0 μA
- 输入电压 : 2.4 V 至 18 V
- 可用输出电压选项 :
 - 固定 : 1.25 V 至 5.5 V
 - 可调节 : 1.24 V 至 17.75 V
- 在温度范围内的精度为 1.25%
- 低压降 : 200 mA 时为 250 mV (最大值)
- 主动过冲下拉保护
- 热关断保护和过流保护
- 工作结温 : - 40°C 至 +125°C
- 与 1 μF 输出电容器一起工作时保持稳定
- 封装 : 5 引脚 SOT-23 封装

2 应用

- 烟雾和热量探测器
- 恒温器
- 运动检测器 (PIR、uWave 等)
- 无线电动工具
- 电器电池组
- 电表
- 水表

3 说明

TPS7A24 低压降 (LDO) 线性稳压器支持 2.4V 至 18V 的输入电压范围，并具有超低的静态电流 (I_Q)。这些特性帮助现代电器满足日益严苛的能源要求，并有助于延长便携式电源解决方案的电池寿命。



TPS7A24 有固定电压和可调节电压两种版本可供选用。固定电压版本无需外部电阻器，可最大限度减小印刷电路板 (PCB) 尺寸。为获得更大的灵活性或更高的输出电压，可调节电压版本使用反馈电阻器将输出电压设置为 1.24V 到 17.75V 之间。两种版本都具有 1.25% 的输出调节精度，可对微控制器 (MCU) 基准电压进行精密调节。

在电流为 200mA 时，TPS7A24 LDO 的最大压降小于 250mV，因此它比标准线性稳压器的工作效率更高。此最大压降使得在 3.55V 输入电压 (V_{IN}) 至 3.3V 输出电压 (V_{OUT}) 范围内的效率达到了 92.8%。

封装信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS7A24	DBV (SOT-23, 5)	2.90mm × 1.60mm

(1) 如需了解所有可用封装，请参阅产品说明书末尾的封装选项附录。



静态电流与输入电压
($V_{OUT} = 1.24\text{V}$, $I_{OUT} = 0\text{A}$)



Table of Contents

1 特性	1	7.4 Device Functional Modes.....	13
2 应用	1	8 Application and Implementation	14
3 说明	1	8.1 Application Information.....	14
4 Revision History	2	8.2 Typical Application.....	17
5 Pin Configuration and Functions	3	8.3 Power Supply Recommendations.....	19
6 Specifications	4	8.4 Layout.....	20
6.1 Absolute Maximum Ratings.....	4	9 Device and Documentation Support	21
6.2 ESD Ratings.....	4	9.1 Device Support.....	21
6.3 Recommended Operating Conditions.....	5	9.2 接收文档更新通知.....	21
6.4 Thermal Information.....	5	9.3 支持资源.....	21
6.5 Electrical Characteristics.....	6	9.4 Trademarks.....	21
6.6 Typical Characteristics.....	7	9.5 Electrostatic Discharge Caution.....	21
7 Detailed Description	10	9.6 术语表.....	21
7.1 Overview.....	10	10 Mechanical, Packaging, and Orderable Information	21
7.2 Functional Block Diagrams.....	10		
7.3 Feature Description.....	11		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision D (May 2022) to Revision E (September 2022) Page

- Changed *Dropout Voltage vs V_{IN}* and *Dropout Voltage vs I_{OUT}* figures in *Typical Characteristics* section.....7

Changes from Revision C (January 2022) to Revision D (May 2022) Page

- Added Output voltage accuracy at 25 °C to *Electrical Characteristics* table.....6

5 Pin Configuration and Functions




图 5-1. DBV Package (Adjustable), 5-Pin SOT-23 (Top View)




图 5-2. DBV Package (Fixed), 5-Pin SOT-23 (Top View)

表 5-1. Pin Functions

NAME	PIN		I/O	DESCRIPTION
	DBV (Adjustable)	DBV (Fixed)		
EN	3	3	Input	Enable pin. Drive EN greater than $V_{EN(HI)}$ to enable the regulator. Drive EN less than $V_{EN(LOW)}$ to put the regulator into low-current shutdown. Do not float this pin. If not used, connect EN to IN.
FB	4	—	Input	Feedback pin. Input to the control-loop error amplifier. This pin is used to set the output voltage of the device with the use of external resistors. For adjustable-voltage version devices only.
GND	2	2	—	Ground pin.
IN	1	1	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger capacitor from IN to ground as listed in the Recommended Operating Conditions table. Place the input capacitor as close to the IN and GND pins of the device as possible.
NC	—	4	—	No internal connection. For fixed-voltage version devices only. This pin can be floated but the device has better thermal performance with this pin tied to GND.
OUT	5	5	Output	Output pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor from OUT to ground. Follow the recommended capacitor value as listed in the Recommended Operating Conditions table. Place the output capacitor as close to the OUT and GND pins of the device as possible.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage ⁽²⁾	V _{IN}	- 0.3	20	V
	V _{OUT}	- 0.3	V _{IN} + 0.3 ⁽³⁾	
	V _{FB}	- 0.3	5.5	
	V _{EN}	- 0.3	20	
Current	Maximum output	Internally limited		A
Temperature	Operating junction, T _J	- 50	150	°C
	Storage, T _{stg}	- 65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages with respect to GND.
- (3) V_{IN} + 0.3 V or 20 V (whichever is smaller).

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 2-kV HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage	2.4		18	V
V_{OUT}	Output voltage (adjustable version)	1.24		18 - V_{DO}	V
V_{OUT}	Output voltage (fixed version)	1.25		5.5	V
I_{OUT}	Output current	0		200	mA
V_{EN}	Enable voltage	0		18	V
$C_{IN}^{(1)}$	Input capacitor		1		μ F
$C_{OUT}^{(1)}$	Output capacitor	1	2.2	100	μ F
T_J	Operating junction temperature	- 40		125	$^{\circ}$ C

(1) All capacitor values are assumed to derate to 50% of the nominal capacitor value.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS7A24	
		DBV (SOT23-5)	
		5 PINS	
			UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	167.8	$^{\circ}$ C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	86.7	$^{\circ}$ C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	38.4	$^{\circ}$ C/W
ψ_{JT}	Junction-to-top characterization parameter	14.5	$^{\circ}$ C/W
ψ_{JB}	Junction-to-board characterization parameter	38.1	$^{\circ}$ C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	$^{\circ}$ C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application reports application report](#).

6.5 Electrical Characteristics

specified at $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{IN} = V_{OUT(nom)} + 0.5\text{ V}$ or $V_{IN} = 2.4\text{ V}$ (whichever is greater), FB tied to OUT, $I_{OUT} = 1\text{ mA}$, $V_{EN} = 2\text{ V}$, and $C_{IN} = 1\ \mu\text{F}$, $C_{OUT} = 2.2\ \mu\text{F}$ ceramic (unless otherwise noted); typical values are at $T_J = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OUT}	Output voltage accuracy	Adjustable version, $V_{OUT} = V_{FB}$	1.22	1.24	1.26	V
		Fixed output versions, $T_J = -40^\circ\text{C}$ to 125°C	- 1.25		1.25	%
V_{OUT}	Output voltage accuracy	Fixed output versions, $T_J = 25^\circ\text{C}$	- 0.5		0.5	%
V_{FB}	Feedback voltage	Adjustable version only		1.24		V
$\Delta V_{OUT(\Delta V_{IN})}$	Line regulation ⁽¹⁾	$(V_{OUT(nom)} + 0.5\text{ V or }2.4\text{ V}) \leq V_{IN} \leq 18\text{ V}$	- 0.25		0.25	%
$\Delta V_{OUT(\Delta I_{OUT})}$	Load regulation	$1\text{ mA} \leq I_{OUT} \leq 200\text{ mA}$	- 0.5		0.5	%
I_{GND}	Ground pin current	$I_{OUT} = 0\text{ mA}$		2	4.5	μA
		$I_{OUT} = 1\text{ mA}$		15		
$I_{SHUTDOWN}$	Shutdown current	$V_{EN} \leq 0.4\text{ V}$, $V_{IN} = 2.4\text{ V}$, $I_{out} = 0\text{ mA}$		325	650	nA
I_{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$	250	410	620	mA
I_{FB}	FB pin current			10		nA
V_{DO}	Dropout voltage ⁽²⁾	$I_{OUT} = 100\text{ mA}$		110	160	mV
		$I_{OUT} = 200\text{ mA}$		160	250	
PSRR	Power-supply rejection ratio	$f = 10\text{ Hz}$		75		dB
		$f = 100\text{ Hz}$		70		
		$f = 1\text{ kHz}$		62		
V_n	Output noise voltage	$BW = 10\text{ Hz to }100\text{ kHz}$, $V_{OUT} = 1.24\text{ V}$		300		μV_{RMS}
$V_{UVLO(RISING)}$	UVLO threshold rising	V_{IN} rising	1.95	2.15	2.35	V
$V_{UVLO(HYS)}$	UVLO hysteresis			70		mV
$V_{UVLO(FALLING)}$	UVLO threshold falling	V_{IN} falling	1.85	2.09	2.25	V
$V_{EN(HI)}$	Enable pin high-level input voltage	Device enabled	0.9			V
$V_{EN(LOW)}$	Enable pin low-level input voltage	Device disabled			0.4	V
I_{EN}	EN pin current	$V_{EN} = 18\text{ V}$		10		nA
$T_{SD(shutdown)}$	Thermal shutdown temperature	Shutdown, temperature increasing		165		$^\circ\text{C}$
$T_{SD(reset)}$	Thermal shutdown reset temperature	Reset, temperature decreasing		145		$^\circ\text{C}$

(1) $V_{out(nom)} + 0.5\text{ V}$ or 2.4 V (whichever is greater).

(2) V_{DO} is measured with $V_{IN} = 0.97 \times V_{OUT(nom)}$ for fixed output voltage versions. V_{DO} is not measured for fixed output voltage versions when $V_{OUT} \leq 2.5\text{ V}$. For the adjustable output device, V_{DO} is measured with $V_{FB} = 0.97 \times V_{FB(nom)}$.

6.6 Typical Characteristics

at operating temperature $T_J = 25^\circ\text{C}$, $I_{OUT} = 1\text{ mA}$, $V_{EN} = 0.9\text{ V}$, $C_{IN} = 2.2\ \mu\text{F}$, $C_{OUT} = 2.2\ \mu\text{F}$, and $V_{IN} = V_{OUT(\text{typ})} + 0.8\text{ V}$ or 2.4 V (whichever is greater), unless otherwise noted; typical values are at $T_J = 25^\circ\text{C}$




图 6-1. Line Regulation vs V_{IN}




图 6-2. Load Regulation vs I_{OUT}




图 6-3. Dropout Voltage vs V_{IN}




图 6-4. Dropout Voltage vs V_{IN}




图 6-5. Dropout Voltage vs V_{IN}




图 6-6. Dropout Voltage vs I_{OUT}

6.6 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $I_{OUT} = 1\text{ mA}$, $V_{EN} = 0.9\text{ V}$, $C_{IN} = 2.2\ \mu\text{F}$, $C_{OUT} = 2.2\ \mu\text{F}$, and $V_{IN} = V_{OUT(\text{typ})} + 0.8\text{ V}$ or 2.4 V (whichever is greater), unless otherwise noted; typical values are at $T_J = 25^\circ\text{C}$




图 6-7. Dropout Voltage vs I_{OUT}




图 6-8. Current Limit vs V_{IN}




图 6-9. I_{GND} vs V_{IN}




图 6-10. I_Q vs V_{IN}




图 6-11. I_Q vs V_{IN}





图 6-12. I_{GND} vs I_{OUT}


6.6 Typical Characteristics (continued)

at operating temperature $T_J = 25^\circ\text{C}$, $I_{OUT} = 1\text{ mA}$, $V_{EN} = 0.9\text{ V}$, $C_{IN} = 2.2\ \mu\text{F}$, $C_{OUT} = 2.2\ \mu\text{F}$, and $V_{IN} = V_{OUT(\text{typ})} + 0.8\text{ V}$ or 2.4 V (whichever is greater), unless otherwise noted; typical values are at $T_J = 25^\circ\text{C}$




$V_{OUT} = 1.24\text{ V}$, $2.4\text{ V} \leq V_{IN} \leq 18\text{ V}$

图 6-13. V_{EN} vs Temperature




$V_{OUT} = 1.24\text{ V}$, $I_{OUT} = 1\text{ mA}$

图 6-14. UVLO Thresholds vs Temperature



$V_{OUT} = 1.24\text{ V}$, $C_{IN} = 0\ \mu\text{F}$, $C_{OUT} = 1\ \mu\text{F}$

图 6-15. PSRR vs Frequency and I_{OUT}



$V_{OUT} = 1.24\text{ V}$, $C_{IN} = 1\ \mu\text{F}$, $C_{OUT} = 1\ \mu\text{F}$, $C_{FF} = 10\text{ nF}$, V_{RMS}
BW = 10 Hz to 100 kHz

图 6-16. Output Noise (V_n) vs Frequency and I_{OUT}

7 Detailed Description

7.1 Overview

The TPS7A24 is an 18-V, low quiescent current, low-dropout (LDO) linear regulator. The low I_Q performance makes the TPS7A24 an excellent choice for battery-powered or line-power applications that are expected to meet increasingly stringent standby-power standards. The fixed-output versions have the advantage of providing better accuracy with fewer external components, whereas the adjustable version has the flexibility for a far wider output voltage range.

The 1.25% accuracy over temperature makes this device an excellent choice for meeting a wide range of microcontroller power requirements.

For increased reliability, the TPS7A24 also incorporates overcurrent, overshoot pulldown, and thermal shutdown protection. The operating junction temperature is -40°C to $+125^{\circ}\text{C}$, and adds margin for applications concerned with higher working ambient temperatures.

7.2 Functional Block Diagrams




图 7-1. Adjustable Version Block Diagram




图 7-2. Fixed Version Block Diagram

7.3 Feature Description

7.3.1 Output Enable

The enable pin for the device is an active-high pin. The output voltage is enabled when the voltage of the enable pin is greater than the high-level input voltage of the EN pin and disabled with the enable pin voltage is less than the low-level input voltage of the EN pin. If independent control of the output voltage is not needed, connect the enable pin to the input of the device.

7.3.2 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{IN} - V_{OUT}$) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the [Recommended Operating Conditions](#) table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \quad (1)$$

7.3.3 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the [Electrical Characteristics](#) table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the [Know Your Limits application report](#).

图 7-3 shows a diagram of the current limit.




图 7-3. Current Limit

7.3.4 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the [Electrical Characteristics](#) table.

7.3.5 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(\text{shutdown})}$ (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to $T_{SD(\text{reset})}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start up can be high from large $V_{IN} - V_{OUT}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start up completes.

When the thermal limit is triggered with load currents near the value of the current limit, the output may oscillate prior to the output switching off.

For reliable operation, limit the junction temperature to the maximum listed in the [Recommended Operating Conditions](#) table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

7.3.6 Active Overshoot Pulldown Circuitry

This device has pulldown circuitry connected to V_{OUT} . This circuitry is a 100- μ A current sink, in series with a 5.5-k Ω resistor, controlled by V_{EN} . When V_{EN} is below $V_{EN(\text{LOW})}$, the pulldown circuitry is disabled and the LDO output is in high-impedance mode.

If the output voltage is more than 2% above nominal voltage when $V_{EN} \geq V_{EN(\text{LOW})}$, the pulldown circuitry turns on and the output is pulled down until the output voltage is within 2% from the nominal voltage. This feature helps reduce overshoot during the transient response.

7.4 Device Functional Modes

7.4.1 Device Functional Mode Comparison

表 7-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

表 7-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER			
	V_{IN}	V_{EN}	I_{OUT}	T_J
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Disabled (any true condition disables the device)	$V_{IN} < V_{UVLO}$	$V_{EN} < V_{EN(LOW)}$	Not applicable	$T_J > T_{SD(shutdown)}$

7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{OUT(nom)} + V_{DO}$)
- The output current is less than the current limit ($I_{OUT} < I_{CL}$)
- The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{SD}$)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off and internal circuits are shutdown.

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

8.1.1 Adjustable Device Feedback Resistors

The adjustable-version device requires external feedback divider resistors to set the output voltage. V_{OUT} is set using the feedback divider resistors, R_1 and R_2 , according to the following equation:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2) \quad (2)$$

To ignore the FB pin current error term in the V_{OUT} equation, set the feedback divider current to 100x the FB pin current listed in the [Electrical Characteristics](#) table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \leq V_{OUT} / (I_{FB} \times 100) \quad (3)$$

8.1.2 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the [Recommended Operating Conditions](#) table account for an effective capacitance of approximately 50% of the nominal value.

8.1.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. An input capacitor is recommended if the source impedance is more than 0.5Ω . A higher value capacitor may be necessary if large, fast load transient or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the [Recommended Operating Conditions](#) table for stability.

The effective output capacitance value is recommended to not exceed 50 μ F.

8.1.4 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \leq V_{IN} + 0.3 \text{ V}$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

图 8-1 shows one approach for protecting the device.




图 8-1. Example Circuit for Reverse Current Protection Using a Schottky Diode

图 8-2 shows another, more commonly used, approach in high input voltage applications.




图 8-2. Reverse Current Prevention Using a Diode Before the LDO

8.1.5 Feed-Forward Capacitor (C_{FF})

For the adjustable-voltage version device, a feed-forward capacitor (C_{FF}) can be connected from the OUT pin to the FB pin. C_{FF} improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended C_{FF} values are listed in the [Recommended Operating Conditions](#) table. A higher capacitance C_{FF} can be used; however, the start-up time increases. For a detailed description of C_{FF} tradeoffs, see the [Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator](#) application report.

8.1.6 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. 方程式 4 calculates power dissipation (P_D).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (4)$$

备注

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to [方程式 5](#), power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (5)$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the [Thermal Information](#) table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

8.1.7 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The [Thermal Information](#) table lists the primary thermal metrics, which are the junction-to-top characterization parameter (Ψ_{JT}) and junction-to-board characterization parameter (Ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J). As described in [方程式 6](#), use the junction-to-top characterization parameter (Ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. As described in [方程式 7](#), use the junction-to-board characterization parameter (Ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_J = T_T + \Psi_{JT} \times P_D \quad (6)$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_J = T_B + \Psi_{JB} \times P_D \quad (7)$$

where

- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the [Semiconductor and IC Package Thermal Metrics application report](#).

8.1.8 Special Consideration for Line Transients

During a line transient, the response of this LDO to a very large or fast input voltage change can cause a brief shutdown lasting up to a few hundred microseconds from the voltage transition. This shutdown can be avoided by reducing the voltage step size, increasing the transition time, or a combination of both. 图 8-3 provides a boundary to follow to avoid this behavior. If necessary, reduce slew rate and the voltage step size to stay below the curve.




图 8-3. Recommended Input Voltage Step and Slew Rate in a Line Transient

8.2 Typical Application




图 8-4. Generating a 3.3-V Rail From a Multicell Power Bank

8.2.1 Design Requirements

表 8-1 summarizes the design requirements for 图 8-4.

表 8-1. Design Parameters

PARAMETER	DESIGN VALUES
V_{IN}	5.3 V
V_{OUT}	3.3 V \pm 1.25%
$I_{(IN)}$ (no load)	< 5 μ A
I_{OUT} (max)	200 mA
T_A	57.88°C (max)

8.2.2 Detailed Design Procedure

Select a 3.3-V output, fixed or adjustable device to generate the 3.3-V rail. The fixed-version LDO has internal feedback divider resistors, and thus has lower quiescent current. The adjustable-version LDO requires external feedback divider resistors, and is described in the [Selecting Feedback Divider Resistors](#) section.

8.2.2.1 Transient Response

As with any regulator, increasing the output capacitor value reduces over- and undershoot magnitude, but increases transient response duration.

8.2.2.2 Selecting Feedback Divider Resistors

For this design example, V_{OUT} is set to 5 V. The following equations set the output voltage:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2) \quad (8)$$

$$R_1 + R_2 \leq V_{OUT} / (I_{FB} \times 100) \quad (9)$$

For improved output accuracy, use [方程式 9](#) and $I_{FB(TYP)} = 10$ nA as listed in the [Electrical Characteristics](#) table to calculate the upper limit for series feedback resistance, $R_1 + R_2 \leq 5$ M Ω .

The control-loop error amplifier drives the FB pin to the same voltage as the internal reference ($V_{FB} = 1.24$ V as listed in the [Electrical Characteristics](#) table). Use [方程式 8](#) to determine the ratio of $R_1 / R_2 = 1.66$. Use this ratio and solve [方程式 9](#) for R_2 . Now calculate the upper limit for $R_2 \leq 1.24$ M Ω . Select a standard value resistor of $R_2 = 1.18$ M Ω .

Reference [方程式 8](#) and solve for R_1 :

$$R_1 = (V_{OUT} / V_{FB} - 1) \times R_2 \quad (10)$$

From [方程式 10](#), $R_1 = 1.96$ M Ω can be determined. From [方程式 8](#), select $V_{OUT} = 3.299$ V.

8.2.2.3 Thermal Dissipation

Junction temperature can be determined using the junction-to-ambient thermal resistance ($R_{\theta JA}$) and the total power dissipation (P_D). Use [方程式 11](#) to calculate the power dissipation. Multiply P_D by $R_{\theta JA}$ and add the ambient temperature (T_A), as [方程式 12](#) shows, to calculate the junction temperature (T_J).

$$P_D = (I_{GND} + I_{OUT}) \times (V_{IN} - V_{OUT}) \quad (11)$$

$$T_J = R_{\theta JA} \times P_D + T_A \quad (12)$$

[方程式 13](#) calculates the maximum ambient temperature. [方程式 14](#) calculates the maximum ambient temperature for typical design applications.

$$T_{A(MAX)} = T_{J(MAX)} - (R_{\theta JA} \times P_D) \quad (13)$$

$$T_{A(MAX)} = 125^\circ\text{C} - [167.8^\circ\text{C/W} \times (5.3 \text{ V} - 3.3 \text{ V}) \times 0.2\text{A}] = 57.88^\circ\text{C} \quad (14)$$

8.2.3 Application Curve




图 8-5. Line Transient (4.3 V to 5.3 V)

8.3 Power Supply Recommendations

The device is designed to operate with an input supply range of 2.4 V to 18 V. If the input supply is noisy, additional input capacitors with low ESR can help improve output noise performance. Connect a low output impedance power supply to the input pin of the TPS7A24. In order to optimize regulation, see the [Feature Description](#) section for more information on operation modes and performance features.

8.4 Layout

8.4.1 Layout Guidelines

- Place input and output capacitors as close to the device pins as possible
- Use copper planes for device connections to optimize thermal performance
- Place thermal vias around the device to distribute heat

8.4.2 Layout Examples





图 8-6. Adjustable Version Layout Example



● Represents vias used for application specific connections

图 8-7. Fixed Version Layout Example

9 Device and Documentation Support

9.1 Device Support

9.1.1 Device Nomenclature

表 9-1. Device Nomenclature⁽¹⁾

PRODUCT	V _{OUT}
TPS7A24xx(x)yyyz	<p>xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; for output voltages with a resolution of 50 mV, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). 01 indicates adjustable output version.</p> <p>yyy is the package designator.</p> <p>z is the package quantity. R is for large quantity reel</p>

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

9.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A2401DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XFF	Samples
TPS7A24125DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XTF	Samples
TPS7A2418DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XLF	Samples
TPS7A2425DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XKF	Samples
TPS7A2430DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XJF	Samples
TPS7A2433DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XHF	Samples
TPS7A2436DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XIF	Samples
TPS7A2450DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1XGF	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A2401DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2401DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A24125DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A24125DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2418DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2418DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2425DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2425DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2430DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2430DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2433DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2433DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2436DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2436DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2450DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2450DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A2401DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2401DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A24125DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A24125DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2418DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2418DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2425DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2425DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2430DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2430DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2433DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2433DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2436DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2436DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2450DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2450DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司