

具有 25 μ A 静态电流的 TPS7A6x-Q1 300mA 40V 低压降稳压器


1 特性

- 符合面向汽车应用的 AEC-Q100 标准：
 - 温度等级 1: -40°C 至 125°C, T_A
 - 结温范围: -40°C 至 150°C, T_J
- 低压降：
 - 在 I_{OUT} = 150mA 时为 300mV
- 7V 至 40V 的宽输入电压范围，瞬态电压高达 45V
- 最大输出电流为 300mA
- 超低静态电流：
 - 轻负载时 I_{QUIESCENT} = 25 μ A (典型值)
 - ENABLE = 低电平时 I_{SLEEP} < 2 μ A
- 3.3V 和 5V 固定输出电压
- 低 ESR 陶瓷输出稳定电容器
- 集成上电复位：
 - 可编程延迟
 - 开漏复位输出
- 集成故障保护：
 - 短路和过流保护
 - 热关断
- 低输入电压跟踪
- 耐热增强型电源封装：
 - 5 引脚 TO-263 (KTT、D2PAK)
 - 5 引脚 TO-252 (KVU、DPAK)

2 应用

- 汽车音响主机
- 汽车中心信息显示屏
- 混合仪表组

可编程复位延迟选项



3 说明


TPS7A60-Q1 和 TPS7A61-Q1 是一系列低压降线性稳压器，专为在轻负载应用中实现低功耗和小于 25 μ A 的静态电流而设计的要求。这些器件具有集成式过流保护功能，采用的设计甚至在使用低 ESR 陶瓷电容器时也可实现稳定工作。在器件启动过程中实施上电复位迟滞，以指示输出电压达到稳定且处于稳压范围内。上电复位迟滞是固定的（典型值为 250 μ s），也可通过外部电容器进行编程。低压跟踪特性允许使用更小的输入电容器并且有可能在冷启动期间无需使用升压转换器。凭借这些特性，这些器件非常适合用于各种汽车应用的电源的要求。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS7A6033-Q1	TO-263 (5)	10.16mm x 9.15mm
	TO-252 (5)	6.10mm x 6.60mm
TPS7A6050-Q1	TO-263 (5)	10.16mm x 9.15mm
	TO-252 (5)	6.10mm x 6.60mm
TPS7A6133-Q1	TO-252 (5)	6.10mm x 6.60mm
TPS7A6150-Q1	TO-252 (5)	6.10mm x 6.60mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

使能选项



目录

1	特性	1	8.3	Feature Description	13
2	应用	1	8.4	Device Functional Modes	17
3	说明	1	9	Application and Implementation	18
4	修订历史记录	2	9.1	Application Information	18
5	Device Comparison Table	4	9.2	Typical Applications	18
6	Pin Configuration and Functions	5	10	Power Supply Recommendations	22
7	Specifications	6	11	Layout	22
7.1	Absolute Maximum Ratings	6	11.1	Layout Guidelines	22
7.2	ESD Ratings	6	11.2	Layout Examples	25
7.3	Recommended Operating Conditions	6	12	器件和文档支持	27
7.4	Thermal Information	7	12.1	相关链接	27
7.5	Electrical Characteristics	7	12.2	接收文档更新通知	27
7.6	Switching Characteristics	8	12.3	社区资源	27
7.7	Typical Characteristics	9	12.4	商标	27
8	Detailed Description	12	12.5	静电放电警告	27
8.1	Overview	12	12.6	Glossary	27
8.2	Functional Block Diagrams	12	13	机械、封装和可订购信息	27

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision I (May 2018) to Revision J	Page
• 已更改 将 AEC-Q100 特性 项目符号更改为符合新标准	1
• 已更改 将整个文档中的输入电压范围从 11V 更改为 7V	1
• 已更改 更改了应用 部分	1
• Added footnote to V_{IN} row in <i>Recommended Operating Conditions</i> table	6
• Added footnote to V_{IN} row in <i>Electrical Characteristics</i> table	7

Changes from Revision H (March 2016) to Revision I	Page
• 已更改 将器件名称从 TPS7A6033-Q1、TPS7A6050-Q1、TPS7A6133-Q1 和 TPS7A6150-Q1 更改为 TPS7A60-Q1 和 TPS7A61-Q1	1
• 已更改 将 4V 更改为 11V（位于第四个特性 项目符号）	1
• Changed V_{IN} minimum specification from 4 V to 11 V in <i>Recommended Operating Conditions</i> table	6
• Changed V_{IN} and V_{ENABLE} parameters to be separate rows, changed V_{ENABLE} description to <i>Enable pin voltage</i>	6
• Changed V_{IN} parameter: condensed test conditions to one row and changed minimum specification from 5.3 V to 11 V ...	7
• Changed 4 V (3.3-V version) or 5.3 V (5-V version) to 11 V in <i>Regulation Mode</i> section	17
• Changed <i>Input voltage range</i> parameter example value in <i>TPS7A60-Q1 Design Parameters</i> table	18
• Changed <i>Input voltage range</i> parameter example value in <i>TPS7A61-Q1 Design Parameters</i> table	20

Changes from Revision G (April 2012) to Revision H	Page
• 向“特性”列表顶部添加了新的项目符号	1
• 在数据表中多个位置的器件编号后附加了“-Q1”	1
• 已添加 ESD 额定值表 、 开关特性表特性说明 部分、 器件功能模式 、 应用和实施 部分、 电源相关建议 部分、 布局 部分、 器件和文档支持 部分以及 机械、封装和可订购信息 部分。	1
• Added MIN values for V_{IN} , R_{DELAY} , and V_{OUT} in <i>Absolute Maximum Ratings</i> table	6
• Deleted two graphs from the Typical Characteristics section	9


- Updated Typical Application Schematic for the TPS7A61xx-Q1 Device image. [20](#)
-

5 Device Comparison Table


PART NUMBER	OUTPUT VOLTAGE	ENABLE	RESET	PROGRAMMABLE RESET DELAY
TPS7A6033-Q1	3.3 V	No	Yes	Yes
		No	Yes	Yes
TPS7A6050-Q1	5 V	No	Yes	Yes
		No	Yes	Yes
TPS7A6133-Q1	3.3 V	Yes	Yes	No
TPS7A6150-Q1	5 V	Yes	Yes	No

6 Pin Configuration and Functions

KTT Package
5-Pin TO-263 With Exposed Thermal Pad
Top View



KVU Package
5-Pin TO-252 With Exposed Thermal Pad
Top View



Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
ENABLE	4	I	Enable pin (for TPS7A61-Q1 only): This is a high-voltage-tolerant input pin with an internal pulldown. A high input to this pin activates the device and turns the regulator ON. This input can be connected to the VIN pin for self-bias applications. If this pin is not connected, the device stays disabled.
GND	3	I/O	Ground pin: This is the signal-ground pin of the IC.
nRST	2	O	Reset pin: This is an output pin with an external pullup resistor connected to the VOUT pin.
RDELAY	4	O	Reset delay timer pin (for TPS7A60-Q1 only): This pin is used to program the reset delay timer using an external capacitor (C_{DLV}) to ground.
VIN	1	I	Input voltage pin: The unregulated input voltage is supplied to this pin. A bypass capacitor is connected between the VIN pin and the GND pin to dampen input line transients.
VOUT	5	O	Regulated output-voltage pin: This is a regulated voltage output ($V_{OUT} = 3.3\text{ V}$ or 5 V , as applicable) pin with a limitation on maximum output current. In order to achieve stable operation and prevent oscillation, an external output capacitor (C_{OUT}) with low ESR is connected between this pin and the GND pin.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Unregulated inputs ⁽²⁾	V _{IN} , ENABLE	-0.3	45	V
Regulated output	V _{OUT}	-0.3	7	V
Open-drain reset output	nRST	-0.3	7	V
Output to charge an external capacitor	RDELAY	-0.3	7	V
Operating ambient temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Absolute maximum voltage for duration less than 480 ms

7.2 ESD Ratings

			VALUE	UNIT
TPS7A60-Q1 and TPS7A61-Q1 Devices in KVV Package				
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V
		Charged-device model (CDM), per AEC Q100-011	±1000	
TPS7A60-Q1 Device in KTT Package				
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V
		Charged-device model (CDM), per AEC Q100-011	±1500	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Unregulated input voltage	7 ⁽¹⁾	40	V
V _{ENABLE}	Enable pin voltage ⁽²⁾	4	40	V
V _{nRST} , V _{RDELAY}	Low-voltage output range ⁽³⁾	0	5.25	V
I _{OUT}	Output current	0	300	mA
T _A	Operating ambient temperature	-40	150	°C

- (1) V_{IN} can go down to 4 V for 130 ms or less and remain functional. If V_{IN} is less than 7 V for longer than 130 ms, then some devices can turn off until the input voltage rises above 7 V.
- (2) Applicable for the TPS7A61-Q1 only.
- (3) Applicable for the TPS7A60-Q1 only.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾⁽²⁾		TPS7A60-Q1, TPS7A61-Q1	TPS7A60-Q1	UNIT
		KVU (TO-252)	KTT (TO-263)	
		5 PINS	5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	26.9	24.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	32.2	38.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	6.5	7.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	2.5	3.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	6.5	7.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	2.8	1.5	°C/W

- (1) The thermal data is based on JEDEC standard high K profile JESD 51-5. The copper pad is soldered to the thermal land pattern. The correct attachment procedure must be incorporated.
- (2) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

V_{IN} = 14 V, T_J = –40°C to 150°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTAGE (VIN PIN)						
V _{IN}	Input voltage	Fixed 5-V or 3.3-V output, I _{OUT} = 1 mA	7 ⁽¹⁾		40	V
I _{QUIESCENT}	Quiescent current	V _{IN} = 8.2 V to 18 V, V _{ENABLE} ⁽²⁾ = 5 V, I _{OUT} = 0.01 mA to 0.75 mA		25	40	μA
I _{SLEEP} ⁽²⁾	Sleep or shutdown current	V _{IN} = 8.2 V to 18 V, V _{ENABLE} ⁽²⁾ < 0.8 V, I _{OUT} = 0 mA (no load), T _A = 125°C			3	μA
V _{IN-UVLO}	Undervoltage lockout voltage	Ramp V _{IN} down until output is turned OFF		3.16		V
V _{IN(POWERUP)}	Power-up voltage	Ramp V _{IN} up until output is turned ON		3.45		V
ENABLE INPUT (ENABLE PIN)						
V _{IL} ⁽²⁾	Logic input low level		0		0.8	V
V _{IH} ⁽²⁾	Logic input high level		2.5		40	V
REGULATED OUTPUT VOLTAGE (VOUT PIN)						
V _{OUT}	Regulated output voltage	Fixed V _{OUT} value (3.3 V or 5 V as applicable), I _{OUT} = 10 mA to 300 mA, V _{IN} = V _{OUT} + 1 V to 16 V	–2%		2%	
ΔV _{LINE-REG}	Line regulation	V _{IN} = 6 V to 28 V, I _{OUT} = 10 mA, V _{OUT} = 5 V			15	mV
		V _{IN} = 6 V to 28 V, I _{OUT} = 10 mA, V _{OUT} = 3.3 V			20	mV
ΔV _{LOAD-REG}	Load regulation	I _{OUT} = 10 mA to 300 mA, V _{IN} = 14 V, V _{OUT} = 5 V			25	mV
		I _{OUT} = 10 mA to 300 mA, V _{IN} = 14 V, V _{OUT} = 3.3 V			35	mV
V _{DROPOUT} ⁽³⁾	Dropout voltage (V _{IN} – V _{OUT})	I _{OUT} = 250 mA			500	mV
		I _{OUT} = 150 mA			300	mV
R _{SW}	Switch resistance	V _{IN} to V _{OUT} resistance			2	Ω
I _{CL}	Output current limit	V _{OUT} = 0 V (V _{OUT} pin is shorted to ground)	350		1000	mA
PSRR	Power supply ripple rejection	V _{IN-RIPPLE} = 0.5 V _{pp} , I _{OUT} = 300 mA, frequency = 100 Hz, V _{OUT} = 5 V and V _{OUT} = 3.3 V		60		dB
		V _{IN-RIPPLE} = 0.5 V _{pp} , I _{OUT} = 300 mA, frequency = 150 kHz, V _{OUT} = 5 V and V _{OUT} = 3.3 V		30		
RESET (nRST PIN)						
V _{OL}	Reset pulled low	I _{OL} = 5 mA			0.4	V
I _{OH}	Leakage current	Reset pulled to V _{OUT} through 5-kΩ resistor			1	μA

- (1) V_{IN} can go down to 4 V for 130 ms or less and remain functional. If V_{IN} is less than 7 V for longer than 130 ms, then some devices can turn off until the input voltage rises above 7 V.
- (2) Applicable for the TPS7A61-Q1 only.
- (3) This test is done with V_{OUT} in regulation and V_{IN} – V_{OUT} parameter is measured when V_{OUT} (3.3 V or 5 V) drops by 100 mV at specified loads.

Electrical Characteristics (continued)

 $V_{IN} = 14\text{ V}$, $T_J = -40^{\circ}\text{C}$ to 150°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{TH(POR)}$	Power-on-reset threshold	V_{OUT} power up above internally set tolerance, $V_{OUT} = 5\text{ V}$	4.5	4.65	4.77	V
		V_{OUT} power up above internally set tolerance, $V_{OUT} = 3.3\text{ V}$		3.07		
UV_{THRES}	Reset threshold	V_{OUT} falling below internally set tolerance, $V_{OUT} = 5\text{ V}$	4.5	4.65	4.77	V
		V_{OUT} falling below internally set tolerance, $V_{OUT} = 3.3\text{ V}$		3.07		
RESET DELAY (RDELAY PIN)						
$V_{TH(RDELAY)}^{(4)}$	Threshold to release nRST high	Voltage at RDELAY pin is ramped up.		3	3.3	V
$I_{DLY}^{(4)}$	Delay capacitor charging current		0.75	1	1.25	μA
$I_{OL}^{(4)}$	Delay capacitor discharging current	Voltage at RDELAY pin = 1 V	5			mA
OPERATING TEMPERATURE RANGE						
T_J	Operating junction temperature		-40		150	$^{\circ}\text{C}$
$T_{SHUTDOWN}$	Thermal shutdown trip point			165		$^{\circ}\text{C}$
T_{HYST}	Thermal shutdown hysteresis			10		$^{\circ}\text{C}$







(4) Applicable for the TPS7A60-Q1 only.

7.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
RESET (nRST PIN)						
t_{POR}	Power-on-reset delay	$C_{DLY} = 100\text{ pF}$		300		μs
		$C_{DLY} = 100\text{ nF}$		300		ms
$t_{POR-PRESET}$	Internally preset power-on-reset delay	C_{DLY} not connected in TPS7A60xx or not available in TPS7A61xx, $V_{OUT} = 5\text{ V}$ and $V_{OUT} = 3.3\text{ V}$		250		μs
$t_{DEGLITCH}$	Reset deglitch time			5.5		μs

7.7 Typical Characteristics



(1) Dropout voltage is measured when the output voltage drops by 100 mV from the regulated output voltage level. (For example, dropout voltage for the TPS7A6050-Q1 is measured when the output voltage drops down to 4.9 V from 5 V.)

Typical Characteristics (continued)




Figure 7. Output Voltage vs Input Voltage




Figure 8. Output Current Limit vs Ambient Air Temperature




Figure 9. Load Regulation vs Ambient Air Temperature




Figure 10. Line Regulation vs Ambient Air Temperature




Figure 11. PSRR at Heavy Load Current




Figure 12. PSRR at Light Load Current

Typical Characteristics (continued)




Figure 13. ESR Stability vs Load Current
for TPS7A60-Q1 and TPS7A61-Q1

8 Detailed Description

8.1 Overview

The TPS7A60-Q1 and TPS7A61-Q1 devices comprise a family of monolithic low-dropout linear voltage regulators with integrated reset functionality. These voltage regulators are designed for low power consumption and quiescent current less than 25 μA in light-load applications. These devices are well-suited in power supplies for microprocessors and microcontrollers because of an integrated reset delay, also called power-on-reset delay.

These devices are available in two fixed output-voltage (3.3-V and 5-V) versions as follows:

- Programmable reset delay version (TPS7A60-Q1)
- Enable version (TPS7A61-Q1)

8.2 Functional Block Diagrams




Figure 14. TPS7A60-Q1 Functional Block Diagram

Functional Block Diagrams (continued)




Figure 15. TPS7A61-Q1 Functional Block Diagram

8.3 Feature Description

The following section describes the features of TPS7A60-Q1 and TPS7A61-Q1 voltage regulators in detail.

8.3.1 Reset Delay and Reset Output

Reset delay is implemented when the device starts up to indicate that output voltage is stable and in regulation, and also when the output recovers from a negative voltage spike due to a load step or a dip in the input voltage for a specified duration. The reset-delay timer is initialized when the voltage at the output (V_{OUT}) exceeds 93% of the regulated output voltage (3.3 V or 5 V, as applicable). The reset output (nRST) is asserted high after the power-on-reset delay (t_{POR}) has elapsed. If the regulated output voltage falls below 93% of the set level, nRST is asserted low after a short de-glitch time of approximately 5.5 μ s (typical).

For TPS7A60-Q1 devices, the reset-delay time can be programmed by connecting an external capacitor (C_{DLY}) to the RDELAY pin. The delay time is given by Equation 1:

$$t_{POR} = \frac{C_{DLY} \times 3}{1 \times 10^{-6}}$$

where

- t_{POR} = reset delay time in seconds
 - C_{DLY} = reset delay capacitor value in farads, 100 pF to 100 nF
- (1)

In TPS7A61xx devices, there is no RDELAY pin, and the reset-delay time is preset internally (250 μ s typical).

Feature Description (continued)

During power up, the regulator incorporates a protection scheme to limit the current through the pass element and output capacitor. When the input voltage exceeds a certain threshold ($V_{IN(POWERUP)}$) level, the output voltage begins to ramp as shown in Figure 16 and Figure 17. When the output voltage reaches the power-on-reset threshold ($V_{TH(POR)}$) level, a constant output current charges an external capacitor (C_{DLY}) to an internal threshold ($V_{TH(RDELAY)}$) voltage level. Then, nRST is asserted high and C_{DLY} is discharged through an internal load. This allows C_{DLY} to charge from approximately 0 V during the next power cycle. If no external capacitor is connected, the delay time is preset internally. This is shown in Figure 16.

In TPS7A60-Q1 devices, if the C_{DLY} capacitor is not connected to the RDELAY pin, the reset-delay time is set internally. This is shown in Figure 17.




Figure 16. Power Up and Reset-Delay Function With the C_{DLY} Capacitor Connected to the RDELAY Pin for TPS7A60-Q1




Figure 17. Power Up and Reset Delay Function With the C_{DLY} Capacitor Not Connected or Available in TPS7A60-Q1 and TPS7A61-Q1, Respectively

Feature Description (continued)

In case of negative transients in the input voltage (V_{IN}), the reset signal is asserted low only if the output (V_{OUT}) drops and stays below the reset threshold level ($V_{TH(POR)}$) for more than the de-glitch time ($t_{DEGLITCH}$). This is shown in Figure 18.

While $nRST$ is low, if the input voltage returns to the nominal operating voltage, the normal power-up sequence is followed. $nRST$ is asserted high, only if the output voltage exceeds the reset-threshold voltage ($V_{TH(POR)}$) and the reset-delay time (t_{POR}) has elapsed. This is shown in the shaded region of Figure 18.




Figure 18. Conditions for Activation of Reset

8.3.2 Charge Pump Operation

These devices have an internal charge pump which turns on or off depending on the input voltage and the output current. The charge-pump switching circuitry does not cause conducted emissions to exceed required thresholds on the input-voltage line. For a given output current, the charge pump stays on at lower input voltages and turns off at higher input voltages. The charge-pump switching thresholds are hysteretic. Figure 19 and Figure 20 show typical switching thresholds for the charge pump at light ($I_{OUT} < \text{approximately } 2 \text{ mA}$) and heavy ($I_{OUT} > \text{approximately } 2 \text{ mA}$) loads, respectively.




Figure 19. Charge Pump Operation at Light Loads




Figure 20. Charge Pump Operation at Heavy Loads

Feature Description (continued)

8.3.3 Undervoltage Shutdown

These devices have an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage (V_{IN}) falls below an internally fixed UVLO threshold level ($V_{IN-UVLO}$). This ensures that the regulator is not latched into an unknown state during low-input-voltage conditions. The regulator powers up when the input voltage exceeds the $V_{IN(POWERUP)}$ level.

8.3.4 Low-Voltage Tracking


At low input voltages, the regulator drops out of regulation, and the output voltage tracks the input minus a voltage based on the load current (I_{OUT}) and switch resistance (R_{SW}). This allows for a smaller input capacitor and can possibly eliminate the need of using a boost converter during cold-crank conditions.

8.3.5 Integrated Fault Protection

These devices feature integrated fault protection to make them ideal for use in automotive applications. In order to keep them in a safe area of operation during certain fault conditions, internal current-limit protection and current-limit foldback are used to limit the maximum output current. This protects them from excessive power dissipation. For example, during a short-circuit condition on the output, current through the pass element is limited to I_{CL} to protect the device from excessive power dissipation.

8.3.6 Thermal Shutdown

These devices incorporate a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output is turned off. When the junction temperature falls below the TSD trip point, the output is turned on again. This is shown in [Figure 21](#).



$$V_{IN} = 24 \text{ V}$$

$$I_{OUT} = 300 \text{ mA}$$

$$V_{OUT} = 5 \text{ V}$$

Figure 21. Thermal Cycling Waveform for the TPS7A6150-Q1

8.4 Device Functional Modes

8.4.1 Low-Power Mode

At light loads and high input voltages ($V_{IN} >$ approximately 8 V such that charge pump is off), the device operates in low-power mode and the quiescent current consumption is reduced to 25 μ A (typical) as shown in [Table 1](#).

Table 1. Typical Quiescent Current Consumption

I_{OUT}	CHARGE PUMP ON	CHARGE PUMP OFF
$I_{OUT} <$ approximately 2 mA (light load)	250 μ A	25 μ A (low-power mode)
$I_{OUT} >$ approximately 2 mA (heavy load)	280 μ A	70 μ A

8.4.2 Sleep Mode (TPS7A61-Q1 Only)

The enable falling edge is 0.8 V (minimum). The device operates in the sleep mode by holding the ENABLE pin below that voltage, and the quiescent current consumption is reduced to 3 μ A (maximum) as shown in [Electrical Characteristics](#).

8.4.3 Regulation Mode

When the input voltage is above 7 V, with the ENABLE pin pulled higher than 2.5 V, the device operates in regulation mode and outputs the nominal voltage.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS7A60-Q1 and TPS7A61-Q1 devices are 300-mA low-dropout linear regulators designed for up to 40-V V_{IN} operation with only 25- μ A quiescent current at no load. There are specific EVMs designed for these devices to enable evaluation of all the functions of the devices. Both the EVM and its user guide are available on the product folder as well.

9.2 Typical Applications

Figure 22 and Figure 24 show typical application circuits for the TPS7A60-Q1 and TPS7A61-Q1, respectively. One may use different values of external components, depending on the end application. An application may require a larger output capacitor during fast load steps in order to prevent reset from occurring. TI recommends a low-ESR ceramic capacitor with dielectric of type X5R or X7R.

9.2.1 TPS7A60-Q1 Typical Application




Figure 22. Typical Application Schematic for the TPS7A60-Q1 Device

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 2.

Table 2. TPS7A60-Q1 Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	7 V to 40 V
Output voltage	3.3 V (for TPS7A6033-Q1) or 5 V (for TPS7A6050-Q1)
Output current rating	300 mA
Output capacitor range	10 μ F to 47 μ F
Output-capacitor ESR range	10 m Ω to 10 Ω
RESET-delay capacitor range	100 pF to 100 nF

9.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- Output current rating
- Input capacitor
- Output capacitor

9.2.1.2.1 Input Capacitor

The device requires an input bypass capacitor, the value of which depends on the application. The typical recommended value for the bypass capacitor is 10 μ F. The voltage rating must be greater than the maximum input voltage.

9.2.1.2.2 Output Capacitor

The device requires an output capacitor to stabilize the output voltage. TI recommends to selecting a capacitor between 10 μ F and 47 μ F with ESR range from 10 m Ω to 10 Ω .

9.2.1.3 Application Curve




Figure 23. Power Up ($V_{OUT} = 5$ V) With 10-ms RESET Delay, 10 ms/div, $I_L = 20$ mA

9.2.2 TPS7A61-Q1 Typical Application




Figure 24. Typical Application Schematic for the TPS7A61-Q1 Device

9.2.2.1 Design Requirements

For this design example, use the parameters listed in [Table 3](#).

Table 3. TPS7A61-Q1 Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	7 V to 40 V
Output voltage	3.3 V (for TPS7A6133-Q1) or 5 V (for TPS7A6150-Q1)
Output current rating	300 mA
Output capacitor range	10 μF to 47 μF
Output-capacitor ESR range	10 mΩ to 10 Ω

9.2.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- Output current rating
- Input capacitor
- Output capacitor

9.2.2.3 Application Curve




Figure 25. Power Up ($V_{OUT} = 5\text{ V}$), 10 ms/div, $I_L = 20\text{ mA}$

10 Power Supply Recommendations

Design of the device is for operation from an input voltage supply with a range between 4 V and 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7A60-Q1 or TPS7A61-Q1 device, TI recommends adding an electrolytic capacitor with a value of 22 μ F and a ceramic bypass capacitor at the input.

11 Layout

11.1 Layout Guidelines

For the LDO power supply, especially these high voltage and large current ones, layout is an important step. If layout is not carefully designed, the regulator could not deliver enough output current because of the thermal limitation. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, it is recommended to spread the thermal pad as large as possible and put enough thermal vias on the thermal pad. [Figure 29](#) and [Figure 30](#) show an example layout.

11.1.1 Power Dissipation and Thermal Considerations

Power dissipated in the device can be calculated using [Equation 2](#).

$$P_D = I_{OUT} \times (V_{IN} - V_{OUT}) + I_{QUIESCENT} \times V_{IN}$$

where

- P_D = continuous power dissipation
- I_{OUT} = output current
- V_{IN} = input voltage
- V_{OUT} = output voltage
- $I_{QUIESCENT}$ = quiescent current

(2)

As $I_{QUIESCENT} \ll I_{OUT}$, therefore, the term $I_{QUIESCENT} \times V_{IN}$ in [Equation 2](#) can be ignored.

For a device under operation at a given ambient air temperature (T_A), the junction temperature (T_J) can be calculated using [Equation 3](#).

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where

- $R_{\theta JA}$ = junction-to-ambient-air thermal impedance

(3)

Layout Guidelines (continued)

The rise in junction temperature due to power dissipation can be calculated using Equation 4.

$$\Delta T = T_J - T_A = (R_{\theta JA} \times P_D) \tag{4}$$

For a given maximum junction temperature (T_{J-Max}), the maximum ambient air temperature (T_{A-Max}) at which the device can operate can be calculated using Equation 5.

$$T_{A-Max} = T_{J-Max} - (R_{\theta JA} \times P_D) \tag{5}$$

Example:

If $I_{OUT} = 100\text{ mA}$, $V_{OUT} = 5\text{ V}$, $V_{IN} = 14\text{ V}$, $I_{QUIESCENT} = 250\text{ }\mu\text{A}$ and $R_{\theta JA} = 30\text{ }^\circ\text{C/W}$, the continuous power dissipated in the device is 0.9 W. The rise in junction temperature due to power dissipation is 27°C. For a maximum junction temperature of 150°C, maximum ambient air temperature at which the device can operate is 123°C.

For adequate heat dissipation, it is recommended to solder the thermal pad (exposed heat sink) to a thermal land pad on the PCB. Doing this provides a heat conduction path from the die to the PCB and reduces overall package thermal resistance. Power derating curves for the TPS7A60-Q1 and TPS7A61-Q1 family of devices in the KTT (TO-263) and KVU (TO-252) packages are shown in Figure 26.




Figure 26. Power Derating Curves

For optimum thermal performance, TI recommends to use a high-K PCB with thermal vias between the ground plane and solder pad or thermal land pad. This is shown in Figure 27 (a) and (b). Further, the heat-spreading capabilities of a PCB can be considerably improved by using a thicker ground plane and a thermal land pad with a larger surface area.

Layout Guidelines (continued)




Figure 27. Using Multilayer PCB and Thermal Vias For Adequate Heat Dissipation

Keeping other factors constant, surface area of the thermal land pad contributes to heat dissipation only to a certain extent. [Figure 28](#) shows the variation of $R_{\theta JA}$ with surface area of the thermal land pad (soldered to the exposed pad) for KTT and KVU packages.




Figure 28. $R_{\theta JA}$ vs Thermal Pad Area

11.2 Layout Examples




Figure 29. Layout Recommendation for 5-Pin KTT Package

Layout Examples (continued)




Figure 30. Layout Recommendation for 5-pin KVV package

12 器件和文档支持

12.1 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件，以及立即订购快速访问。

表 4. 相关链接

器件	产品文件夹	立即订购	技术文档	工具和软件	支持和社区
TPS7A60-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS7A61-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查看左侧的导航面板。

重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A6033QKTTRQ1	ACTIVE	DDPAK/ TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	-40 to 125	7A6033Q1	Samples
TPS7A6033QKVURQ1	ACTIVE	TO-252	KVU	5	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	7A6033Q1	Samples
TPS7A6050QKTTRQ1	ACTIVE	DDPAK/ TO-263	KTT	5	500	RoHS & Green	SN	Level-3-245C-168 HR	-40 to 125	7A6050Q1	Samples
TPS7A6050QKVURQ1	ACTIVE	TO-252	KVU	5	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	7A6050Q1	Samples
TPS7A6133QKVURQ1	ACTIVE	TO-252	KVU	5	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	7A6133Q1	Samples
TPS7A6150QKVURQ1	ACTIVE	TO-252	KVU	5	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	7A6150Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A6033QKTTRQ1	DDPAK/TO-263	KTT	5	500	330.0	24.4	10.6	15.8	4.9	16.0	24.0	Q2
TPS7A6033QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7A6050QKTTRQ1	DDPAK/TO-263	KTT	5	500	330.0	24.4	10.6	15.8	4.9	16.0	24.0	Q2
TPS7A6050QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7A6133QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7A6150QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A6033QKTTRQ1	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TPS7A6033QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7A6050QKTTRQ1	DDPAK/TO-263	KTT	5	500	340.0	340.0	38.0
TPS7A6050QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7A6133QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7A6150QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0

KTT (R-PSFM-G5)


PLASTIC FLANGE-MOUNT PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- △ Falls within JEDEC TO-263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.

KTT (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE




4208208-3/C 08/12

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-SM-782 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
 - This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

MECHANICAL DATA

KVU (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE




4205521-3/D 02/2009

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. The center lead is in electrical contact with the exposed thermal tab.
 - D. Body Dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.006 (0,15) per side.
 - E. Falls within JEDEC TO-252 variation AD.

KVU (R-PSFM-G5)

PLASTIC FLANGE MOUNT PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-SM-782 is an alternate information source for PCB land pattern designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司