







TPS7H3302-SP, TPS7H3302-SEP

ZHCSRP2B - FEBRUARY 2023 - REVISED DECEMBER 2023

TPS7H3302-SP 和 TPS7H3302-SEP 3A DDR 耐辐射终端稳压器

1 特性

ŦF

Texas

INSTRUMENTS

- 提供 QMLP TPS7H3302-SP 标准微电路图 (SMD), 5962R14228
- 提供增强型航天塑料封装供应商项目图, VID V62/22615
- 电离辐射总剂量 (TID) 特性
 - 耐辐射保障 (RHA), 耐受高达 100krad(Si) 或 50krad(Si) 的电离辐射总剂量 (TID)
- 单粒子效应 (SEE) 特性
 - 单粒子锁定 (SEL)、单粒子栅穿 (SEGR)、单粒 子烧毁 (SEB) 对于 LET 的抗扰度 = 70MeVcm²/mg
 - 单粒子瞬变 (SET)、单粒子功能中断 (SEFI) 和 单粒子翻转 (SEU) 特性值高达 70MeVcm²/mg
- 支持 DDR、DDR2、DDR3、DDR3L 和 DDR4 端 接应用
- 输入电压:支持 2.5V 和 3.3V 电源轨
- 低至
 - 0.9V 的独立低压输入 (VLDOIN), 可提高电源效率
- 3A 灌电流和拉电流终端稳压器
- 可实现电源时序的使能输入和电源正常输出
- VTT 终端稳压器
 - 输出电压范围: 0.5 至 1.75 V
 - 3A 灌电流和拉电流
- 具有检测输入的精密集成分压器网络
- 遥感 (VTTSNS)
- VTTREF 缓冲基准
 - 相对于 VDDQSNS (±3mA) 的精度为 49% 至 51%
 - ±10mA 灌电流和拉电流
- 集成了欠压锁定 (UVLO) 和过流限制 (OCL) 功能
- 塑料封装 ٠

2 应用

- 卫星电力系统 (EPS)
- 命令和数据处理 (C&DH)
- 光学成像有效载荷
- 雷达成像有效载荷

3 说明

TPS7H3302 是一款具有内置 VTTREF 缓冲器的耐辐 射双倍数据速率 (DDR) 3A 终端稳压器。该稳压器专门 设计用于为单板计算机、固态记录器和有效载荷处理等 航天 DDR 端接应用提供完整的紧凑型低噪声解决方 案。

TPS7H3302 支持使用 DDR、DDR2、DDR3、DDR3L 和 DDR4 的 DDR VTT 端接应用。凭借快速瞬态响 应, TPS7H3302 VTT 稳压器可在读取/写入状态下提 供非常稳定的电源。TPS7H3302 还包含一个用于跟踪 VTT 的内置 VTTREF 电源,以进一步减小解决方案尺 寸。为了实现简单的电源时序,TPS7H3302 中集成了 使能输入和电源正常输出 (PGOOD)。使能信号还可用 于在挂起至 RAM (S3) 断电模式时使 VTT 放电。

器件信息						
器件型号 ⁽¹⁾	等级	封装⁽²⁾				
5962R1422802PYE	QMLP-RHA	HTSSOP (32)				
TPS7H3302MDAPTSEP	9月	6.10mm × 11.00mm 质量 = 0.184g				
TPS7H3302EVM	评估板	EVM				

- 有关更多信息,请查看 Device Options 表。 (1)
- 尺寸和质量值为标称值。 (2)



DDR 应用的简化版原理图





Table of Contents

1 特性	1
2 应用	1
3 说明	1
4 Device Options	3
5 Pin Configuration and Functions	4
6 Specifications	5
6.1 Absolute Maximum Ratings	5
6.2 ESD Ratings	5
6.3 Recommended Operating Conditions	5
6.4 Thermal Information	<mark>6</mark>
6.5 Electrical Characteristics	7
6.6 Typical Characteristics	10
7 Detailed Description	12
7.1 Overview	
7.2 Functional Block Diagram	
7.3 Feature Description	13

7.4 Device Functional Modes	14
8 Application and Implementation	. 15
8.1 Application Information	. 15
8.2 Typical Application	. 15
8.3 Power Supply Recommendations	26
8.4 Layout	. 26
9 Device and Documentation Support	28
9.1 Documentation Support	. 28
9.2 Receiving Notification of Documentation Updates	28
9.3 支持资源	28
9.4 Trademarks	28
9.5 静电放电警告	. 28
9.6 术语表	. 28
10 Revision History	. 28
11 Mechanical, Packaging, and Orderable	
Information	. 30



4 Device Options

GENERIC PART NUMBER	RADIATION RATING ⁽¹⁾	GRADE ⁽²⁾	PACKAGE	ORDERABLE PART NUMBER
TPS7H3302-SP	TID of 100 krad(Si) RLAT, DSEE free to 70 MeV- cm ² /mg	QMLP-RHA	32-Pin HTSSOP DAP	5962R1422802PYE
TPS7H3302-SEP	TID of 50 krad(Si) RLAT, DSEE free to 48 MeV- cm ² /mg	Space Enhanced Plastic	32-Pin HTSSOP DAP	TPS7H3302MDAPTSEP
TPS7H3302EVM	None	Evaluation Board	EVM	TPS7H3302EVM

(1) TID is total ionizing dose and DSEE is destructive single event effects. Additional information is available in the associated TID reports and SEE reports for each product.

(2) For additional information about part grade, view SLYB235.



5 Pin Configuration and Functions



图 5-1. DAP Package, 32-Pin HTSSOP (Top View)

Pin Functions

PIN		UO (1)	DESCRIPTION			
NAME	NO.	1/0(**	DESCRIPTION			
VTTREF	4	0	Reference output. Connect to GND through 0.1-µF ceramic capacitor.			
VDDQSNS	5	Ι	VDDQ sense input. Reference input for VTTREF. ⁽²⁾			
	7	1	Supply voltage for the LDO. Connect to VDDO voltage or an alternate voltage source			
VLDOIN 8		1	Suppry voltage for the LDO. Connect to VDDQ voltage of an alternate voltage solutce.			
	9					
PGND	10	—	Power ground. Connect to system ground.			
11						
EN	20	I	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device.			
VDD	21	I	2.5- or 3.3-V power supply. A ceramic decoupling capacitor with a value between 1 and 10 μF is required.			
PGOOD	22	0	PGOOD output pin. PGOOD pin is an open drain output to indicate the output voltage is within specification.			
	23					
	24	0				
VII	25	0				
	26					
AGND	28	_	Signal ground. Connect to system ground.			
VTTSNS	29	Ι	Voltage sense for VTT. Place capacitor close to pin. Route sense line to VTT near load.			
NC	1-3, 6, 12-19, 27, 30-32	_	No connect. These pins are not internally connected. It is recommended to connect these pins to ground to prevent charge buildup; however, these pins can also be left open or tied to any voltage between ground and VDD.			
Thermal Pad		_	Connect to PGND. This is internally floating.			

(1) I = Input, O = Output, — = Other

(2) VDDQSNS shall be connected to the regulated voltage supplying VDDQ. If the VDDQ supply is also used for VLDOIN, an RC filter is recommended to isolate transients from VLDOIN to VDDQ.



6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range and all voltages with respect to AGND (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	VDD, VLDOIN, VTTSNS, VDDQSNS	- 0.36	3.6	
Input voltage	EN	- 0.3	3.6	V
	PGND to AGND	- 0.3	0.3	
Output voltage	VTT, VTTREF	- 0.3	3.6	V
	PGOOD	- 0.3	3.6	v
Junction temperature	TJ	- 55	150	°C
Storage temperature	T _{stg}	- 55	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		V
V _(ESD) Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±750	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

all voltages with respect to AGND (unless otherwise noted)

		MIN	NOM MAX	UNIT	
	VDD	2.375	3.5		
	VDDQSNS	1	3.5		
Input voltage	VLDOIN	0.9	3.5	V	
	EN, VTTSNS, PGOOD	- 0.1	3.5		
	PGND	- 0.1	0.1		
	VTT	- 0.1	3.5	3.5	
	VTTREF	- 0.1	1.8	v	
Input current	PGOOD	0	4	mA	
	VTT	- 3	3		
	VTTREF	- 0.01	0.01		
Junction temperature	TJ	- 55	125	°C	



6.4 Thermal Information

		TPS7H3302-SEP	
	THERMAL METRIC ⁽¹⁾	HTSSOP DAP	UNIT
		32-PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	25.9	°C/W
R _{0 JC(top)}	Junction-to-case (top) thermal resistance	15.9	°C/W
R _{θ JB}	Junction-to-board thermal resistance	7.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	7.9	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	1.1	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2024 Texas Instruments Incorporated



6.5 Electrical Characteristics

Over $2.375 \le VDD \le 3.5$ V, VLDOIN = 1.8 V, VDDQSNS = 1.8 V, EN = VDD, T_A = -55° C to 125° C; Standard DDR Application; all voltages with respect to AGND, unless otherwise noted

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY CURREN	TS					I	
I _{VDD}	Quiescent current	EN = 3.3 V, no load			18	30	mA
h	Shutdown current	EN = 0 V no load	VDDQSNS = 0 V		1.75	3	mΔ
VDD(SHDN)			VDDQSNS > 0.78 V		5	6	
I _{VLDOIN}	Quiescent current of VLDOIN	EN = 3.3 V, no load			450	1200	μA
IVLDOIN(SHDN)	Shutdown current of VLDOIN	EN = 0 V, no load			0.5	1	μA
IVDDQSNS	VDDQSNS input current	EN = 3.3 V			4	6	μA
VTT OUTPUT							
			VDDQSNS = VLDOIN = 2.5 V (DDR1)	1.24	1.25	1.26	
			VDDQSNS = VLDOIN = 1.8V (DDR2)	0.89	0.9	0.91	
		I _{VTT} = 5 mA	VDDQSNS = VLDOIN = 1.5 V (DDR3)	0.745	0.752	0.759	V
			VDDQSNS = VLDOIN = 1.35 V (DDR3L)	0.67	0.677	0.684	
			VDDQSNS = VLDOIN = 1.2 V (DDR4)	0.596	0.602	0.608	
		I _{VTT} = -5 mA	VDDQSNS = VLDOIN = 2.5 V (DDR1)	1.25	1.26	1.27	
	Output DC voltage, VTT		VDDQSNS = VLDOIN = 1.8V (DDR2)	0.9	0.91	0.92	
VTTSNS			VDDQSNS = VLDOIN = 1.5 V (DDR3)	0.752	0.76	0.768	V
			VDDQSNS = VLDOIN = 1.35 V (DDR3L)	0.675	0.685	0.692	
			VDDQSNS = VLDOIN = 1.2 V (DDR4)	0.602	0.61	0.618	
			VDDQSNS = VLDOIN = 2.5 V (DDR1)	1.24	1.26	1.28	
		- 1 A \leqslant I_{VTT} \leqslant 1 A	VDDQSNS = VLDOIN = 1.8V (DDR2)	0.885	0.910	0.93	
			VDDQSNS = VLDOIN = 1.5 V (DDR3)	0.735	0.76	0.78	V
			VDDQSNS = VLDOIN = 1.35 V (DDR3L)	0.66	0.69	0.72	
			VDDQSNS = VLDOIN = 1.2 V (DDR4)	0.585	0.6	0.63	



6.5 Electrical Characteristics (续)

Over $2.375 \le VDD \le 3.5 \text{ V}$, VLDOIN = 1.8 V, VDDQSNS = 1.8 V, EN = VDD, T_A = -55° C to 125° C; Standard DDR Application; all voltages with respect to AGND, unless otherwise noted

P	ARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			I _{VTT} = 0.5 A		5	60	
		VDDQSNS = 2.5 V (DDR1)	I _{VTT} = 1 A		60	180	
			I _{VTT} = 2 A		190	465	
			I _{VTT} = 0.5 A		8	70	
		VDDQSNS = 1.8 V (DDR2)	I _{VTT} = 1 A		65	200	
		()	I _{VTT} = 2 A		190	475	
	Dropout voltage,		I _{VTT} = 0.5 A		5	65	
V _{DO}	V _{DO} = VLDOIN - VITREF	VDDQSNS = 1.5 V (DDR3)	I _{VTT} = 1 A		60	180	mV
	VTTREF = 50 mV		I _{VTT} = 2 A		180	420	
			I _{VTT} = 0.5 A		4	60	
		VDDQSNS = 1.35 V (DDR3L)	I _{VTT} = 1 A		60	180	
		()	I _{VTT} = 2 A		175	420	
			I _{VTT} = 0.5 A		4	60	
		VDDQSNS = 1.2 V (DDR4)	I _{VTT} = 1 A		60	180	
			I _{VTT} = 2 A		175	420	
VTT	VTT Tolerance to VTTREF	I _{VTT} = -3 A		1	18	30	m\/
VII(TOL)	(VTT - VTTREF)	I _{VTT} = 3 A		-30	-15	-1	IIIV
ILIM_SRC_VTT	VTT sourcing current limit	Ramp output 0 A to 10 A, record current when VTT reaches lowest value		5		9	А
ILIM_SNK_VTT	VTT sinking current limit	Ramp output 0 A to -10 A, record current when VTT reaches highest value		5		10	А
R _{DSCHRG}	VTT discharge resistance	VDDQSNS = 0 V, VTT = 0.3 V, EN = 0 V			7	25	Ω
POWER GOOD							
VPG(LOW, Falling)	VTT PGOOD threshold with	PGOOD window lower	falling threshold	-21%	-20%	-18%	
VPG(LOW, Rising)	respect to VTTREF	PGOOD window lower	rising threshold	-17%	-15%	-13%	
V _{PG(HI, Falling)}	VTT PGOOD threshold with	PGOOD window High f	alling threshold	13%	15%	17%	
VPG(HI, Rising)	respect to VTTREF	PGOOD window High r	ising threshold	18%	20%	21%	
V _{PG(HYST)}	VTT PGOOD hysteresis				5%		
t _{PG(delay)}	PGOOD startup delay	Startup rising edge, VT VTTREF	TSNS within 20% of		4		ms
t _{PG_BAD(delay)}	PGOOD bad delay	VTTSNS outside of the	±20% PGOOD window		1.95		μs
V _{PG(OL)}	Power good output low	I _{PGOOD(SINK)} = 4 mA				0.4	V
I _{PG(LKG)}	Power good leakage	VTTSNS = VTTREF (P PGOOD = VDD + 0.2 V	GOOD high impedance), /		0.07	1	μA
VDDQSNS AND VTT	REF	1		1		I	
VDDQSNS _{UVLO}	VDDQSNS UVLO turn-on threshold	VDDQSNS rising			750	900	mV
VDDQSNS _{UVLO(HYST)}	VDDQSNS UVLO hysteresis				75	150	
VTTREF	VTTREF voltage			VDI	DQSNS /	2	V



6.5 Electrical Characteristics (续)

Over $2.375 \le VDD \le 3.5 \text{ V}$, VLDOIN = 1.8 V, VDDQSNS = 1.8 V, EN = VDD, T_A = -55° C to 125°C; Standard DDR Application; all voltages with respect to AGND, unless otherwise noted

P	ARAMETER	TEST COI	NDITIONS	MIN	TYP	MAX	UNIT
			VDDQSNS = 2.5 V	49%		51%	
			VDDQSNS = 1.8 V	49%		51%	
PARAMETERTEST CONDITIONSMINTYVTTREFVTTREF voltage tolerance to VDDQSNS $-10 \text{ mA} \leq I_{VTTREF} \leq 10$ $\frac{VDDQSNS = 2.5 V}{VDDQSNS = 1.8 V}$ 49% VDDQSNS = 1.5 V $-10 \text{ mA} \leq I_{VTTREF} \leq 10$ $\frac{VDDQSNS = 1.5 V}{VDDQSNS = 1.5 V}$ 49% VDDQSNS = 1.5 V 49% VDDQSNS = 1.5 V $-3 \text{ mA} \leq I_{VTTREF} \leq 3$ mA $\frac{VDDQSNS = 1.5 V}{VDDQSNS = 1.5 V}$ 49% VDDQSNS = 1.2 V 49% VDDQSNS = 1.35 V $I_{LIM_SRC_VTTREF}$ VTTREF sourcing current limitSourcing current ramped from 0 to 55mA. Find when VTTREF drops to half its original value $35 4$ VDDQSNS = 1.2 V $I_{LIM_SNK_VTTREF}$ VTTREF sinking current limitSinking current ramped from 0 to 16.5mA. Find when VTTREF hits peak value $35 4$ VDDQSNS = 0 V, VTTREF = 0.5 V $I_{VTTREF(dis)}$ VTTREF discharge currentEN = 0 V, VDDQSNS = 0 V, VTTREF = 0.5 V1 $VVDD_{UVLO}$ VDD UVLO turn-on threshold 2.7 VDDUVLO(HYST) 2.7 VDD UVLO hysteresis VIH_EN Enable high-level input voltage (turn-on) 0.3 VIL_EN Enable hysteresis voltage 70	5	1.25%					
	VTTREF voltage tolerance to	TEST CONDITIONSMINTYPMAXUNITImage: International conditional condit					
	VDDQSNS		VDDQSNS = 1.2 V	49%		51.5%	
			VDDQSNS = 1.5 V	49%		51%	
		Ierance to $-10 \text{ mA} \leq I_{VTTREF} \leq 10$ $VDDQSNS = 1.8 \text{ V}$ 49% 51% $VDDQSNS = 1.5 \text{ V}$ 49% 51.25% $VDDQSNS = 1.2 \text{ V}$ $-3 \text{ mA} \leq I_{VTTREF} \leq 3$ mA $VDDQSNS = 1.2 \text{ V}$ 49% 51.5% $VDDQSNS = 1.2 \text{ V}$ 49% 51.5% $VDDQSNS = 1.5\%$ current limit minitSourcing current ramped from 0 to 55mA. Find when VTTREF drops to half its original value 35 45 mAmAcurrent limitSinking current ramped from 0 to 16.5mA. Find when VTTREF hits peak value 12 15 mAcurrentEN = 0 V, VDDQSNS = 0 V, VTTREF = 0.5 V 1.3 mAuthreshold 2.18 2.3 Vesis 40 mV					
			Itest conditions Min TYP MAX UNIT $hA \leq I_{VTTREF} \leq 10$ VDDQSNS = 2.5 V 49% 51% VDDQSNS = 1.8 V 49% 51% VDDQSNS = 1.5 V 49% 51.25% VDDQSNS = 1.5 V 49% 51.5% VDDQSNS = 1.35 V 49% 51.5% VDDQSNS = 1.5 V 49% 51% VDDQSNS = 1.2 V 49% 51.5% VDDQSNS = 1.5 V 49% 51% VDDQSNS = 1.35 V 49% 51% VDDQSNS = 1.35 V 49% 51% VDDQSNS = 1.2 V 49% 51% VDDQSNS = 1.2 V 49% 51% VDDQSNS = 1.2 V 49% 51% MAX MAX MAX 0 VTREF drops to half its original value 35 45 mA 12 15 MAX MAX MAX 0 V, VDDQSNS = 0 V, VTTREF = 0.5 V 1.3 mA MAX 0.3 V 40 mV 1.7 V 0.3 V 700 mV 1.7 M				
ILIM_SRC_VTTREF	VTTREF sourcing current limit	Sourcing current ramped when VTTREF drops to h	from 0 to 55mA. Find nalf its original value	35	45		m۸
ILIM_SNK_VTTREF	VTTREF sinking current limit	Sinking current ramped fr when VTTREF hits peak	rom 0 to 16.5mA. Find value	12	15		ma
I _{VTTREF(dis)}	VTTREF discharge current	EN = 0 V, VDDQSNS = 0		1.3		mA	
UVLO AND ENABLE							
VDD _{UVLO}	VDD UVLO turn-on threshold				2.18	2.3	V
VDD _{UVLO(HYST)}	VDD UVLO hysteresis				40		mV
V _{IH_EN}	Enable high-level input voltage (turn-on)					1.7	V
V _{IL_EN}	Enable low-level input voltage (turn-off)			0.3			V
V _{EN(HYS)}	Enable hysteresis voltage				700		mV
I _{EN(LKG)}	Enable input leakage current			-1		1	μA



6.6 Typical Characteristics

For 图 6-1through 图 6-11, (3 × 150-µF tantalum + 4 × 4.7-µF MLCC) or equivalent capacitance/ESR are used on VTT output





ZHCSRP2B - FEBRUARY 2023 - REVISED DECEMBER 2023





7 Detailed Description

7.1 Overview

The TPS7H3302 device is a sink and source double data rate (DDR) termination regulator specifically designed for low input voltage, low-noise systems where space and mass are a key consideration.

7.2 Functional Block Diagram



Copyright © 2024 Texas Instruments Incorporated



7.3 Feature Description

7.3.1 VTT Sink and Source Regulator

The TPS7H3302 is a 3-A sink and source tracking termination regulator incorporating a high performance, lowdropout (LDO) linear regulator specifically designed for low input voltage, and low external component count systems where board area is a key application parameter. The LDO regulator employs a fast feedback loop so that ceramic capacitors can be used to support the fast load transient response. To achieve tight regulation with minimum effect of trace resistance, a remote sensing pin (VTTSNS) should be connected to the positive pin of the output capacitor(s) as a separate trace from the high-current path of VTT.

The TPS7H3302 has a dedicated pin (VLDOIN) for connection to the VTT power supply, in order to minimize the LDO power dissipation. The minimum VLDOIN voltage is highlighted in Electrical Characteristics : TPS7H3302 (VLDOIN to VTT headroom) for various load conditions.

7.3.2 Reference Input (VDDQSNS)

The output voltage, VTT, is regulated to VTTREF. VDDQSNS incorporates an integrated resistor divider network. VDDQSNS should be connected to the memory supply bus (VDDQ). The TPS7H3302 supports VDDQSNS voltage from 1 V to 3.5 V, making it versatile and ideal for many types of low-power LDO applications.

7.3.3 Reference Output (VTTREF)

When it is configured for DDR termination applications, VTTREF buffers the DDR VTT reference voltage for the memory application. The VTTREF block consists of an on-chip 1/2 resistor divider and a low-pass filter (LPF). VTTREF tracks 1/2 of VDDQSNS typically within \pm 1%. It is typically capable of supporting a \pm 10 mA sink/source load current. VTTREF becomes active when VDDQSNS reaches 0.75V and VDD is above the UVLO threshold. When VTTREF is less than 0.675 V, VTTREF is disabled and subsequently discharges to GND through an internal MOSFET. VTT is also discharged following the discharge of VTTREF. VTTREF is independent of the EN pin state. To meet stability criteria, a ceramic capacitor of 0.1-µF minimum must be installed close to VTTREF (pin 4). Capacitor value at VTTREF (pin 4) must not exceed 2.2 µF.

7.3.4 EN Control (EN)

When EN is driven high, the TPS7H3302 VTT regulator begins normal operation. When EN is driven low, VTT discharges to GND through an internal 18- Ω (typical) MOSFET. VTTREF remains on when EN is driven low. EN is not tied high internally to prevent power sequencing issues with an external signal that may be controlling the enable. EN is a floating input and not internally tied, thus the user can have complete control over where and when the EN signal is generated. EN feeds directly into power-good (PGOOD). When enable is low, PGOOD is low.



7.3.5 Power-Good Function (PGOOD)

The TPS7H3302 provides an open-drain PGOOD output that goes high when the VTT output is within 20% of VTTREF (typ). PGOOD deasserts within 1.95 μ s after the output exceeds the size of the power-good window. During initial VTT startup, PGOOD asserts high 4 ms (typ) after the VTT enters power-good window. Because PGOOD is an open-drain output, a 100-k Ω pullup resistor between PGOOD and a stable active supply voltage rail is recommended for proper operation.

7.3.6 V_{TT} Current Protection

The LDO has a constant overcurrent limit (OCL).

7.3.7 V_{IN} UVLO Protection

For VDD undervoltage lockout (UVLO) protection, the TPS7H3302 monitors VDD voltage. When the VDD voltage is lower than the UVLO threshold voltage, both the VTT and VTTREF regulators are powered off. This shutdown is a non-latch protection.

7.3.8 Thermal Shutdown

The TPS7H3302 includes thermal shutdown circuitry that typically activates at 210°C with a 12°C hysterysis; when engaged the VTT and VTTREF regulators are both shutoff and discharged by the internal discharge MOSFET. This description is only provided in order to provide a complete description of the TPS7H3302; the thermal shutdown feature is not included in the product specification as the plastic package is not designed for use at 210°C.

7.4 Device Functional Modes

The TPS7H3302 is a 3-A sink and source LDO provides low output noise to meet system needs. In order to improve efficiency in the LDO, the TPS7H3302 LDO can operate from low VLDOIN voltage rail, thus using dual voltage source one for the VLDOIN that supports high-current and an alternate voltage sources that enables the VDDQSNS pin to track VDDQ.

In some cases VLDOIN and VDDQSNS pins are tied together. In the memory system, VDDQ is a high-current supply that powers the core, the I/O, and the logic of the memory. VTTREF is a low-current, precision reference voltage that provides a threshold between a logic high (one) and a logic low (zero) that adapts to changes in the I/O supply voltage. By providing a precision threshold that adapts to the supply voltage, VTTREF realizes wider noise margins than those possible with a fixed threshold and normal variations in termination and drive impedance. Specifications vary for different DDR technologies. For example DDR3 JEDEC JESD79-3F specifies 0.49 to 0.51 times VDDQ and draws only tens to hundreds of microamps. The TPS7H3302 VTTREF is designed to sink and source up to 10 mA.



8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The TPS7H3302 device is a highly-integrated sink and source LDO. The device is targeted to support VTT voltage for DDR memory applications and is capable of sourcing and sinking 3-A load current. The TPS7H3302EVM user's guide is available on ti.com, SLVUCK2. The guide highlights standard EVM test results, schematic, and bill of materials (BOM) for reference.

8.2 Typical Application

The design example describes a 2.5-V V_{IN}, DDR3 configuration.



图 8-1. Typical Application Schematic



8.2.1 Design Requirements

See the \ddagger 6.3 for recommended limits.

8.2.2 Detailed Design Procedure

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R5	Resistor	20 kΩ	RC0603JR-0720KL	Yageo
R2	T CONSIGN	392 Ω	RC0603FR-07392RL	Yageo
C1, C4, C5, C6, C11, C12,		10 µF, 16 V	GCM31CR71C106KA64K	Murata
C2		1000 pF, 10 V	CC0603KRX7R7BB102	Yageo
C7, C8, C9, C18	Capacitor	4.7 μF, 10 V	1210ZC475KAT2A	AVX
C10	Capacitor	1000 pF, 100 V	06031C102KAT2A	AVX
C13, C15, C16, C17		150 μF, 10 V	T530D157M010ATE005	Kemet
C14		2.2 µF, 25 V	08053C225KAT2A	AVX

表 8-1. Design Example 1 List of Materials

8.2.2.1 VDD Capacitor

Add a ceramic capacitor, with a value between 1- and 10- μ F, placed close to the VDD pin to minimize high frequency noise from the supply.

8.2.2.2 VLDO Input Capacitor

Depending on the trace impedance between the VLDOIN/VDDQ bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VLDOIN/VDDQ input capacitor. Use a 150- μ F (or greater) tantalum capacitor in parallel with a 4.7- μ f ceramic capacitor to supply this transient charge. Provide more input capacitance as more output capacitance is used at VTT.



8.2.2.3 VTT Output Capacitor

For stable operation, the total capacitance of the VTT output pin must be greater than 470 μ F. Attach three, 3 × 150- μ F low-ESR tantalum capacitors in parallel with four 4.7 μ F ceramic capacitors to minimize the effect of equivalent series resistance (ESR) and equivalent series inductance (ESL). If the total parallel ESR is greater than 2 m Ω , insert an R-C filter between the output and the VTTSNS input to achieve loop stability. The R-C filter time constant should be almost the same as or slightly lower than the time constant of the output capacitor and its ESR.

8.2.2.4 VTTSNS Connection

To achieve tight regulation with minimum effect of trace resistance, a remote sensing pin (VTTSNS) should be connected to the positive pin of the VTT pin output capacitor or capacitors as a separate trace from the high-current path from VTT. Consider adding a low-pass R-C filter at the VTTSNS pin in case the ESR of the VTT output capacitor or capacitors is larger than 2 m Ω . The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.



图 8-2. RC Filter for VTTSNS



8.2.2.5 Low VDD Applications

TPS7H3302 can be used in an application system where either a 2.5-V rail or a 3.3-V rail is available. The TPS7H3302 minimum input voltage requirement is 2.375 V. If a 2.5-V rail is used, ensure that the absolute minimum voltage (both DC and transient) at the device pin is 2.375 V or greater. The voltage tolerance for a 2.5-V rail input is between ±5% accuracy, or better.

8.2.2.6 S3 and Pseudo-S5 Support

The TPS7H3302 provides S3 support by an EN function. The EN pin could be connected to an SLP_S3 signal in the end application. Both VTTREF and VTT are on when EN = high (S0 state). VTTREF is maintained while VTT is turned off and discharged via an internal discharge MOSFET when EN = low (S3 state). Please notice that the EN signal controls only the output buffer for VTT and therefore, while in S3 state, VDDQSNS is present in order to maintain data in volatile memory. As a result, when EN is set high to exit the S3 state, it is desired to bring VTT into regulation as fast as possible. This causes an output current controlled by the current limit of the device and the output capacitors.

When EN = low and the VDDQSNS voltage is less than 0.75 V(typically), TPS7H3302 enters pseudo-S5 state. Both VTT and VTTREF outputs are turned off and discharged to GND through internal MOSFETs when pseudo-S5 support is engaged (S4/S5 state). 🕅 8-3 shows a typical startup and shutdown timing diagram for an application that uses S3 and pseudo-S5 support.



图 8-3. Typical Timing Diagram for S3 and Pseudo-S5 Support



8.2.2.7 Tracking Startup and Shutdown

The TPS7H3302 supports tracking startup of VDDQ and shutdown when EN is tied directly to the system bus and not used to turn on or turn off the device. During tracking startup, VTT follows VTTREF once VDDQSNS voltage is greater than 0.75 V. VDDQSNS incorporates a resistor divider network and a time constant of about 445 µs. The rise time of the VTT output is then a function of the rise time of VDDQSNS. If the VDDQSNS rise time is larger than 445 µs. Typically PGOOD is asserted 4 ms after VTT is within ±20% of VTTREF. During tracking shutdown, VTT falls following VTTREF until VTTREF reaches 0.37 V (typically). Once VTTREF falls below 0.37 V, the internal discharge MOSFETs are turned on and quickly discharge both VTTREF and VTT to GND. PGOOD is deasserted once VTT is beyond the ±20% range of VTTREF. 🕅 8-4 shows the typical timing diagram for an application that uses tracking startup and shutdown.

There are no sequencing requirements between VDD and VLDOIN. If VLDOIN is applied first followed by VDD there is no issue. VDD UVLO protection monitors VDD voltage. When VDD is lower than UVLO threshold both VTT and VTTREF regulators are powered off.



图 8-4. Typical Timing Diagram of Tracking Startup and Shutdown



8.2.2.8 Output Tolerance Consideration for VTT DIMM or Module Applications

The TPS7H3302 is specifically designed to power up the memory termination rail (as shown in ^I▲ 8-5). The DDR memory termination structure determines the main characteristics of the VTT rail, which is to be able to sink and source current while maintaining acceptable VTT tolerance. See ^I▲ 8-6 for typical characteristics for a single memory cell.



图 8-5. Typical Application Diagram for DDR3 VTT DIMM/Module Using TPS7H3302

In 8-6, when Q1 is on and Q2 is off:

- Current flows from VDDQ via the termination resistor to VTT.
- VTT sinks current.

In 🕂 8-6, when Q2 is on and Q1 is off:

- Current flows from VTT via the termination resistor to GND.
- VTT sources current.





图 8-6. DDR Physical Signal System SSTL Signaling



Because VTT accuracy has a direct impact on the memory signal integrity, it is imperative to understand the tolerance requirement on VTT. Based on JEDEC VTT specifications for DDR and DDR2. See 表 8-2 for detailed information and JEDEC relevant specifications.

VTTREF - 40 mV < VTT < VTTREF + 40 mV, for both DC and AC conditions

The specification itself indicates that VTT must keep track of VTTREF for proper signal conditioning.

The TPS7H3302 specifies the regulator output voltage to be:

VTTREF - 30 mV < VTT < VTTREF + 30 mV, for both DC and AC conditions and - 3 A < IVTT < 3 A.

The regulator output voltage is measured at the regulator side, not the load side. The tolerance is applicable to DDR, DDR2, DDR3 and low-power DDR3/DDR4 applications (see 表 8-2 for detailed information). To meet the stability requirement, a minimum output capacitance of 470 µF is needed, combination of both tantalum and ceramic capacitors. Considering the actual tolerance on the MLCC capacitors, four 4.7- µ F ceramic capacitors in parallel with 3 × 150-µF low-ESR tantalum capacitor are sufficient to meet the above requirement. Higher ESR tantalum capacitors will require multiple tantalum capacitors in parallel with ceramic capacitors to meet system needs.

\approx 8-2. DDR, DDR2, DDR3, and LP DDR3 termination technology and Differences								
	DDR	DDR2	DDR3	LOW POWER DDR3 (DDR3L)				
SB data rates	200, 266, 333 and 400 MHz	400, 533, 677 and 800 MHz	800, 1066, 1330 and 1600 MHz	Same as DDR3				
Fermination	Motherboard termination to VTT for all signals	On-die termination for data group. VTT used for termination of address, command and control signals.	On-die termination for data group. VTT used for termination of address, command and control signals.	Same as DDR3				
Fermination current demand	Max sink and source transient currents of up to 2.6 A to 2.9 A	 Not as demanding Only 34 signals (address, command, control) tied to VTT ODT handles data signals Less than 1 A of burst current 	 Not as demanding Only 34 signals (address, command, control) tied to VTT ODT handles data signals Less than 1 A of burst current 	Same as DDR3				
/oltage level	2.5-V core and I/O 1.25-V VTT	1.8-V core and I/O 0.9-V VTT	1.5-V core and I/O 0.75-V VTT	1.35-V core and I/O 0.68-V VTT				

DDR3 JESD79-3F

DDR2 JESD79-2F (SSTL 18

JESD8-15)

Relevant

specification

JEDEC

JESD79F (SSTL 2

JESD8-9B)

DDR3L

JESD79-3-1A.01



The TPS7H3302 is designed as a Gm-driven LDO. The voltage droop between the reference input and the output regulator is determined by the transconductance and output current of the device. The typical Gm is 250 S at 3 A and changes with respect to the load in order to conserve the quiescent current (that is, the Gm is very low at no load condition). The Gm LDO regulator is a single pole system. Its unity gain bandwidth for the voltage loop is only determined by the output capacitance, as a result of the bandwidth nature of the Gm. (See 方程式 1)

$$F_{UGBW} = \frac{Gm}{2 \times \pi \times C_{OUT}}$$

(1)

where

- F_{UGBW} is the unity gain bandwidth
- Gm is transconductance
- C_{OUT} is the output capacitance

There are two limitations to this type of regulator when it comes to the output bulk capacitor requirement. To maintain stability, the zero location contributed by the ESR of the output capacitors should be greater than the -3-dB point of the current loop. This constraint means that higher ESR capacitors should not be used in the design. In addition, the impedance characteristics of the ceramic capacitor should be well understood in order to prevent the gain peaking effect around the Gm -3-dB point because of the large ESL, the output capacitor, and parasitic inductance of the VTT trace.

8-7 shows the bode plot simulation for a typical DDR3 configuration of the TPS7H3302, where:

- VDD = 2.4 V
- V_{VLDOIN} = 1.5 V
- VTT = 0.75 V
- I_{IO} = 3 A
- 3 × 150- μ F low-ESR tantalum capacitors (T530D157M010ATE005) in parallel with 4 × 4.7-μF ceramic capacitor
- ESR = 1.66 m Ω
- ESL = 800 pH



The unity-gain bandwidth is approximately 85 kHz and the phase margin is 92°. The 0-dB level is crossed, the gain peaks because of the ESL effect. However, the peaking is kept well below 0 dB.



图 8-7. Bode Plot for a Typical DDR3 Configuration

The figure below shows the Load Regulation and Transient Plot shows the transient response for a typical DDR3 configuration. When the regulator is subjected to a ± 1.875 -A load step. The current shown only represents the device sourcing 1.875 A due to location of current probe.



图 8-8. Transient Plot



8.2.2.9 LDO Design Guidelines

For TPS7H3302, a minimum of 420 mV (VLDOINMIN - VTTMAX) is needed in order to support a Gm driven sourcing current of 2 A based on the specified dropout voltage maximum at VDDQSNS = 1.5 V. Because the TPS7H3302 is essentially a Gm-driven LDO, its impedance characteristics are both a function of the 1/Gm and $R_{DS(on)}$ of the sourcing MOSFET (see TPS7H3302 Impedance Characteristics). The current inflection point of the design is between 3 A and 4 A. When I_{SRC} is less than the inflection point, the LDO is considered to be operating in the Gm region; when I_{SRC} is greater than the inflection point but less than the overcurrent limit point, the LDO is operating in the $R_{DS(on)}$ region. The typical sourcing $R_{DS(on)}$ is 154 m Ω with V_{IN} = 3 V and T_{J} = 125°C.



图 8-9. TPS7H3302 Impedance Characterisitcs



8.2.3 Application Curve

图 8-10. DDR2 2-A Load VDD = 2.4 V, VTT = 0.9 V



8.3 Power Supply Recommendations

TPS7H3302 is designed to support DDR, DDR2, DDR3, DDR3L, and DDR4 VTT applications. TPS7H3302 VLDOIN supports voltage range from 0.9 V to 3.5 V. The supply must be well regulated. Having a separate VLDOIN supply from DDR VDDQ allows designer to optimize system efficiency. VDD is used to bias the TPS7H3302 IC and its voltage range from 2.375 V to 3.5 V. This supply must be well regulated and bypassed with a ceramic capacitor with a value of 1 μ F and 10 μ F. TI recommends that VLDOIN and DDR supply VDDQ be isolated from each other. If this is not possible then an RC filter must be used to isolate VLDOIN and VDDQSNS. However, in so doing the dynamic tracking of VTT and VTTREF will be reduced. See the EVM user's guide SLVUCK2 for additional details.

8.4 Layout

8.4.1 Layout Guidelines

Consider the following points before starting the TPS7H3302 layout design.

- The input bypass capacitor for VLDOIN should be placed as close as possible to the pin with short and wide connections.
- The output capacitor for VTT should be placed close to the pin with short and wide connection in order to avoid additional ESR and/or ESL trace inductance.
- VTTSNS should be connected to the positive node of VTT output capacitors as a separate trace from the high-current power line. This configuration is strongly recommended to avoid additional ESR and/or ESL. If sensing the voltage at the point of the load is required, it is recommended to attach the output capacitor or capacitors at that point. Also, it is recommended to minimize any additional ESR and/or ESL of ground trace between the GND pin and the output capacitor or capacitors.
- Consider adding low-pass filter at VTTSNS if the ESR of the VTT output capacitor or capacitors is larger than 2 mΩ.
- VDDQSNS can be connected separately from VLDOIN. Remember that this sensing potential is the reference voltage of VTTREF. Avoid any noise-generating lines.
- The negative node of the VTT output capacitor or capacitors and the VTTREF capacitor should be tied together by avoiding common impedance to the high-current path of the VTT sink and source current.
- The GND and PGND pins should be connected to the thermal land underneath the die pad with multiple vias connecting to the internal system ground planes (for better result, use at least two internal ground planes). Use as many vias as possible to reduce the impedance between PGND/GND and the system ground plane. Also, place bulk caps close to the DIMM/module or memory load point and route the VTTSNS to the DIMM/ module load sense point.
- In order to effectively remove heat from the package, properly prepare the thermal land. Apply solder directly to the package' s thermal pad. Numerous vias, 0.33 mm in diameter or smaller, connected from the thermal land to the internal/solder side ground plane or planes should also be used to help dissipation.



8.4.2 Layout Example



图 8-11. Layout Example

8.4.3 Thermal Considerations

VTT current can flow in both source and sink directions. As the TPS7H3302 is a linear regulator, power is dissipated internal to the device. When the device is sourcing current, the voltage difference between VLDOIN and VTT times IO (I_{IO}) current becomes the power dissipation as shown in $\overline{572}$.

$$P_{\text{DISS}_\text{SRC}} = (V_{\text{VLDOIN}} - V_{\text{VO}}) \times I_{\text{O}_\text{SRC}}$$
(2)

In this case, if VLDOIN is connected to an alternative power supply lower than the VDDQ voltage, overall power loss can be reduced. For the sink phase, VTT voltage is applied across the internal LDO regulator and the power dissipation (P_{DISS SNK}) can be calculated by 方程式 3.

$$P_{DISS SNK} = V_{VO} \times I_{O SNK}$$

Because the device does not sink and source current at the same time and the IO current may vary rapidly with time, the actual power dissipation should be the time average of the above dissipations over the thermal relaxation duration of the system. Another source of power consumption is the current used for the internal current control circuitry from the VDD supply and the VLDOIN supply. This can be estimated as 5 mW or less during normal operating conditions. This power must be effectively dissipated from the package.

The thermal performance of an LDO depends on the printed circuit board (PCB) layout.

To further improve the thermal performance of this device, using a larger than recommended thermal land as well as increasing the number of vias helps lower the thermal resistance from junction to heat slug.

(3)



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7H3302-SEP Single-Event Effects Summary radiation report (SLVK132)
- Texas Instruments, *TPS7H3302EVM-CVAL (HREL022)* user's guide (SLVUCK2)

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 支持资源

TI E2E[™] 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注:以前版本的页码可能与当前版本的页码不同

С	hanges from Revision A (May 2023) to Revision B (December 2023)	Page
•	将 TPS7H3302-SP 状态从"产品预发布"更改为"量产数据"	1
•	Removal of "Product Preview" for TPS7H3302-SP	3
•	Removed typical thermal shutdown	<mark>5</mark>
•	Updated VTTREF accuracy to a percentage difference from VDDQSNS (DDR4, DDR3L, DDR3, DDR2	and
	DDR) at ±10 mA and ± 3 mA	5
•	Modified description for Thermal Shutdown	14
•	Updated part reference from TPS7H3302-SEP to TPS7H3302 in image	17
•	Change of part reference in image from TPS7H3302-SEP to TPS7H3302	20
•	Correction of graphical error in Layout Example	<mark>27</mark>

С	hanges from Revision * (February 2023) to Revision A (May 2023)	Page
•	将 TPS7H3302-SEP 状态从"预告信息"更改为"量产数据"	1
•	为 QMLP 版本 TPS7H3302-SP 添加了"产品预发布"说明	1



• 在"特性"部分和"器件选项"表中添加了 TPS7H3302-SP (产品预发布)辐射等级......1



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
5962R1422802PYE	ACTIVE	HTSSOP	DAP	32	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	R1422802PY	Samples
TPS7H3302MDAPTSEP	ACTIVE	HTSSOP	DAP	32	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	TPS7H3302	Samples
V62/22615-01XE	ACTIVE	HTSSOP	DAP	32	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR		TPS7H3302	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS7H3302-SEP, TPS7H3302-SP :

- Catalog : TPS7H3302-SEP
- Space : TPS7H3302-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

DAP 32

GENERIC PACKAGE VIEW

PowerPAD[™] TSSOP - 1.2 mm max height

8.1 x 11, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PACKAGE OUTLINE

DAP0032F

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ and may not be present.



DAP0032F

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



DAP0032F

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

11. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司