

TPS92360 38-V 1.2-A 单通道 LED 背光灯驱动器

1 特性

- 2.7V 至 5.5V 输入电压
- 集成 40V、1.8A MOSFET
- 驱动高达 38V 的 LED 灯串
- 最低 1.2A 开关电流限值
- 1.2MHz 开关频率
- 204mV 基准电压
- 内部补偿
- PWM 亮度控制
- LED 开路保护
- 欠压保护
- 内置软启动
- 热关断
- 效率高达 90%

2 应用

- 智能手机背光照明
- 平板电脑背光照明
- PDA、掌上电脑、GPS 接收器
- 便携式媒体播放器、便携式电视
- 适合小尺寸和中等尺寸显示屏的白色 LED 背光照明
- 手持式数据终端 (EPOS)
- 手持式医疗设备
- 恒温器显示屏
- 血糖仪
- 闪光灯
- 冰箱和冷冻柜

3 说明


TPS92360 配备 40V 额定值的集成开关 FET, 是一款 可驱动串联 LED 的升压转换器。该升压转换器内部具 有一个 40V、1.8A MOSFET,最低电流限值为 1.2A, 可针对小型至大型面板背光照明驱动单个 LED 或并联 LED 灯串。 简化版原理图通过外部传感器电阻 RSET 设置白色 LED 的默认电流,反馈电压可调节至 204mV,如简化原理图 所示。运行期间, LED 电流可 通过施加到 CTRL 引脚上的脉宽调制 (PWM) 信号加以 控制,该信号的占空比决定反馈基准电压。TPS92360 不会突发 LED 电流,因此不会在输出电容器上产生可 闻噪声。为提供最佳保护,该器件配备集成的 LED 开 路保护,即在 LED 开路状态下禁用 TPS92360,以防 止输出电压超过器件的最大绝对电压额定值。

TPS92360 采用节省空间的 5 引脚 SC70 封装。

器件信息(1)

器件型号	封装	封装尺寸(标称值)
TPS92360	SOT (5)	2.00mm × 1.25mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版原理图



Table of Contents

1 特性1 8 Application and Implementation	<u>1</u> 1
2 应用1 8.1 Application Information	11
3 说明1 8.2 Typical Application	11
4 Revision History 9 Power Supply Recommendations	17
5 Pin Configuration and Functions3 10 Layout	17
6 Specifications4 10.1 Layout Guidelines4	17
6.1 Absolute Maximum Ratings4 10.2 Layout Example	17
6.2 ESD Ratings4 11 Device and Documentation Support4	18
6.3 Recommended Operating Conditions4 11.1 Device Support	
6.4 Thermal Information	18
6.5 Electrical Characteristics5 11.3 支持资源	18
6.6 Typical Characteristics6 11.4 Trademarks6	18
7 Detailed Description7 11.5 静电放电警告	18
7.1 Overview7 11.6 术语表	18
7.2 Functional Block Diagram8 12 Mechanical, Packaging, and Orderable	
7.3 Feature Description8 Information	18
7.4 Device Functional Modes10	

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
March 2021	*	Initial Release



5 Pin Configuration and Functions




图 5-1. DCK Package 5-Pin SC70 (Top View)

表 5-1. Pin Functions

F	PIN I/O		DESCRIPTION	
NUMBER	NAME	1 1/0	DESCRIP HON	
1	SW	I	Drain connection of the internal power FET.	
2	GND	0	Ground.	
3	FB	I	Feedback pin for current. Connect the sense resistor from FB to GND.	
4	CTRL	I	PWM dimming signal input.	
5	VIN	I	Supply input pin.	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage ⁽²⁾	VIN, CTRL, PWM, FB	- 0.3	7	V
voltage(=/	SW	- 0.3	40	, v
P_D	Continuous power dissipation		See Thermal Information Table	
T _J	Operating junction temperature	- 40	150	°C
T _{stg}	Storage temperature	- 65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
V	V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	, v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage	2.7	5.5	V
V _{OUT}	Output voltage	V _{IN}	38	V
L	Inductor	4.7	10	μH
Cı	Input capacitor	1		μF
Co	Output capacitor	1	10	μF
F _{PWM}	PWM dimming signal frequency	5	100	kHz
D _{PWM}	PWM dimming signal duty cycle	1%	100%	
TJ	Operating junction temperature	- 40	125	°C

6.4 Thermal Information

		TPS92360	
	THERMAL METRIC ⁽¹⁾	DCK (SC70)	UNIT
		5 PINS	-
R ₀ JA	Junction-to-ambient thermal resistance ⁽²⁾	263.8	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance ⁽³⁾	76.1	°C/W
R ₀ JB	Junction-to-board thermal resistance ⁽⁴⁾	51.4	°C/W
ψ ЈТ	Junction-to-top characterization parameter ⁽⁵⁾	1.1	°C/W
ψ ЈВ	Junction-to-board characterization parameter ⁽⁶⁾	50.7	°C/W

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Product Folder Links: TPS92360

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{θ JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, Ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{θ JA}, using a procedure described in JESD51-2a (sections 6 and 7).

6.5 Electrical Characteristics

Over operating free-air temperature range, V_{IN} = 3.6 V, CTRL = V_{IN} (unless otherwise specified).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLY					
V _{IN}	Input voltage range		2.7		5.5	V
V _{VIN_UVLO}	Undervoltage lockout threshold	V _{IN} falling V _{IN} rising		2	2.3 2.6	V
V _{VIN_HYS}	V _{IN} UVLO hysteresis			200		mV
I _{Q_VIN}	Operating quiescent current into V _{IN}	Device enable, switching 1.2 MHz and no load,		0.3	0.45	mA
I _{SD}	Shutdown current	CTRL = GND		1	2	μΑ
CONTROL	LOGIC AND TIMING		'			
V _H	CTRL Logic high voltage		1.2			V
V_L	CTRL Logic Low voltage				0.4	V
R _{PD}	CTRL pin internal pull-down resistor			300		ΚΩ
t _{SD}	CTRL logic low time to shutdown	CTRL high to low	2.5			ms
VOLTAGE A	AND CURRENT REGULATION				'	
V_{REF}	Voltage feedback regulation voltage	Duty = 100%, T _A ≥ 25°C	188	204	220	mV
I _{FB}	FB pin bias current	V _{FB} = 204 mV			2.5	μA
t _{REF}	V _{REF} filter time constant			1		ms
POWER SW	VITCH					
R _{DS(ON)}	N-channel MOSFET on-resistance			0.35	0.7	Ω
I _{LN_NFET}	N-channel leakage current	V _{SW} = 35 V			1	μΑ
SWITCHING	FREQUENCY				•	
$f_{\sf SW}$	Switching frequency	V _{IN} = 3 V	0.75	1.2	1.5	MHz
PROTECTION	ON AND SOFT START					
I _{LIM}	Switching MOSFET current limit	D = D _{MAX} , T _A ≤ 85°C	1.2	1.8	2.4	Α
I _{LIM_Start}	Switching MOSFET start-up current limit	T _A ≤ 85°C		0.72		А
t _{Half_LIM}	Time step for half current limit			6.5		ms
V _{OVP_SW}	Output voltage overvoltage threshold		36	37.5	39	V
THERMAL	SHUTDOWN				L	
T _{shutdown}	Thermal shutdown threshold			160		°C
T _{hys}	Thermal shutdown hysteresis			15		°C


Copyright © 2021 Texas Instruments Incorporated


Submit Document Feedback



6.6 Typical Characteristics

At $T_A = 25$ °C, unless otherwise noted.







7 Detailed Description

7.1 Overview

The TPS92360 is a high-efficiency, high-output voltage boost converter in small package size. The device integrates 40-V/1.8-A switch FET and is designed for output voltage up to 39 V with a switch peak current limit of 1.2-A minimum. Its large driving capability can drive single or parallel LED strings for small to large size panel backlighting.


The TPS92360 operates in a current mode scheme with quasi-constant frequency. It is internally compensated for maximum flexibility and stability. The switching frequency is 1.2 MHz, and the minimum input voltage is 2.7 V. During the on-time, the current rises into the inductor. When the current reaches a threshold value set by the internal GM amplifier, the power switch MOSFET is turned off. The polarity of the inductor changes and forward biases the schottky diode which lets the current flow towards the output of the boost converter. The off-time is fixed for a certain V_{IN} and V_{OUT} , and therefore maintains the same frequency when varying these parameters.

However, for different output loads, the frequency slightly changes due to the voltage drop across the RDS(ON) of the power switch MOSFET, this has an effect on the voltage across the inductor and thus on t_{ON} (t_{OFF} remains fixed). The fixed off-time maintains a quasi-fixed frequency that provides better stability for the system over a wider range of input and output voltages than conventional boost converters. The TPS92360 topology has also the benefits of providing very good load and line regulations, and excellent line and load transient responses.

The feedback loop regulates the FB pin to a low reference voltage (204-mV typical), reducing the power dissipation in the current sense resistor.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Soft Start-Up

Soft-start circuitry is integrated into the IC to avoid high inrush current spike during start-up. After the device is enabled, the GM amplifier output voltage ramps up very slowly, which ensures that the output voltage rises slowly to reduce the input current. During this period, the switch current limit is set to 0.72 A. After around 6.5 ms, the switch current limit changes back to I_{LIM} , and the FB pin voltage ramps up to the reference voltage slowly. These features ensure the smooth start-up and minimize the inrush current. See Start-Up Dimming Duty = 100% for a typical example.

7.3.2 Open LED Protection

Open LED protection circuitry prevents IC damage as the result of white LED disconnection. The TPS92360 monitors the voltage at the SW pin and FB pin during each switching cycle. The circuitry turns off the switch FET and shuts down the IC when both of the following conditions persist for 3 switching cycles: (1) the SW voltage exceeds the VOVP threshold, and (2) the FB voltage is less than 30 mV. As the result, the output voltage falls to the level of the input supply. The device remains in shutdown mode until it is enabled by toggling the CTRL pin.

7.3.3 Shutdown

The TPS92360 enters shutdown mode when the CTRL voltage is logic low for more than 2.5 ms. During shutdown, the input supply current for the device is less than 2 μ A (max). Although the internal switch FET does

Submit Document Feedback

8

not switch in shutdown, there is still a DC current path between the input and the LEDs through the inductor and Schottky diode. The minimum forward voltage of the LED array must exceed the maximum input voltage to ensure that the LEDs remain off in shutdown.

7.3.4 Current Program

The FB voltage is regulated by a low 204-mV reference voltage. The LED current is programmed externally using a current-sense resistor in series with the LED string(s). The value of the R_{SET} is calculated using:

$$I_{LED} = \frac{V_{FB}}{R_{SET}} \tag{1}$$

where

- I_{LED} = total output current of LED string(s)
- V_{FB} = regulated voltage of FB pin
- R_{SET} = current sense resistor

The output current tolerance depends on the FB accuracy and the current sensor resistor accuracy.

7.3.5 LED Brightness Dimming

The TPS92360 receives PWM dimming signal at CTRL pin to control the total output current. When the CTRL pin is constantly high, the FB voltage is regulated to 204 mV typically. When the duty cycle of the input PWM signal is low, the regulation voltage at FB pin is reduced, and the total output current is reduced; therefore, it achieves LED brightness dimming. The relationship between the duty cycle and FB regulation voltage is given by:

$$V_{FB} = Duty \times 204 \text{ mV}$$
 (2)

where

- Duty = Duty cycle of the PWM signal
- 204 mV = internal reference voltage

Thus, the user can easily control the WLED brightness by controlling the duty cycle of the PWM signal.

For optimum performance, use the PWM dimming frequency in the range of 5 kHz to 100 kHz. If the PWM frequency is lower than 5 kHz, it is out of the low pass filter's filter range, the FB regulation voltage ripple becomes large, causing large output ripple and may generate audible noise.

Copyright © 2021 Texas Instruments Incorporated






图 7-1. Programmable FB Voltage Using PWM Signal

7.3.6 Undervoltage Lockout

An undervoltage lockout prevents operation of the device at input voltages below typical 2 V. When the input voltage is below the undervoltage threshold, the device is shut down, and the internal switch FET is turned off. If the input voltage rises by undervoltage lockout hysteresis, the IC restarts.

7.3.7 Thermal Foldback and Thermal Shutdown

When TPS92360 drives heavy load for large size panel applications, the power dissipation increases a lot and the device junction temperature may reach a very high value, affecting the device function and reliability. In order to lower the thermal stress, the TPS92360 features a thermal foldback function. When the junction temperature is higher than 100° C, the switch current limit I_{LIM} is reduced automatically as Current Limit vs Temperature shows. This thermal foldback mechanism controls the power dissipation and keeps the junction temperature from rising to a very high value. If the typical junction temperature of 160° C is exceeded, an internal thermal shutdown turns off the device. The device is released from shutdown automatically when the junction temperature decreases by 15° C.

7.4 Device Functional Modes

7.4.1 Operation with CTRL

The enable rising edge threshold voltage is 1.2 V. When the CTRL pin is held below that voltage the device is disabled and switching is inhibited. The IC quiescent current is reduced in this state. When input voltage is above the UVLO threshold, and the CTRL pin voltage is increased above the rising edge threshold, the device becomes active. Switching enables and the soft-start sequence initiates.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS92360 device is a step-up DC-DC converter which can drive single or parallel LED strings for small- to large-size panel backlighting. This section includes a design procedure (*Detailed Design Procedure*) to select component values for the TPS92360 typical application (

8-1).

8.2 Typical Application




图 8-1. TPS92360 2.7-V to 5.5-V Input, 10 LEDs in Series Output Converter

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1 as the input parameters.

	<u> </u>
DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	2.7 V to 5.5 V
Output, LED number in a string	10
Output, LED string number	1
Output, LED current per string	20 mA

表 8-1. Design Parameters

8.2.2 Detailed Design Procedure

8.2.2.1 Inductor Selection

The selection of the inductor affects power efficiency, steady state operation as well as transient behavior and loop stability. These factors make it the most important component in power regulator design. There are three important inductor specifications, inductor value, DC resistance and saturation current. Considering inductor value alone is not enough. The inductor value determines the inductor ripple current. Choose an inductor that can handle the necessary peak current without saturating. Follow 方程式 3 to 方程式 4 to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage and maximum load current of application. In a boost regulator, the input DC current can be calculated as 方程式 3.



$$I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(3)

where

- V_{OUT} = boost output voltage
- I_{OUT} = boost output current
- V_{IN} = boost input voltage
- η = power conversion efficiency

The inductor current peak to peak ripple can be calculated as 方程式 4.

$$\Delta I_{L(P-P)} = \frac{1}{L \times (\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}}) \times F_{S}}$$
(4)

where

- ∆ I_{L(PP)} = inductor peak-to-peak ripple
- L = inductor value
- F_S = boost switching frequency
- V_{OUT} = boost output voltage
- V_{IN} = boost input voltage

Therefore, the peak current $I_{L(P)}$ seen by the inductor is calculated with 方程式 5.

$$I_{L(P)} = I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2} \tag{5}$$

Inductor values can have $\pm 20\%$ tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the 0-A value depending on how the inductor vendor defines saturation current. Using an inductor with a smaller inductance value forces discontinuous PWM when the inductor current ramps down to zero before the end of each switching cycle. This reduces the boost converter's maximum output current, causes large input voltage ripple and reduces efficiency. Large inductance value provides much more output current and higher conversion efficiency. For these reasons, a 4.7- μ H to 10- μ H inductor value range is recommended, and 4.7- μ H inductor is recommended for higher than 5-V input voltage by considering inductor peak current and loop stability. $\frac{1}{8}$ 8-2 lists the recommended inductor for the TPS92360.

表 8-2. Recommended Inductors for TPS92360

PART NUMBER	L (µH)	DCR MAX (m Ω)	SATURATION CURRENT (A)	SIZE (L x W x H mm)	VENDOR
LPS4018-472ML	4.7	125	1.9	4 × 4 × 1.8	Coilcraft
LPS4018-103ML	10	200	1.3	4 × 4 × 1.8	Coilcraft
PCMB051H-4R7M	4.7	85	4	5.4 × 5.2 × 1.8	Cyntec
PCMB051H-100M	10	155	3	5.4 × 5.2 × 1.8	Cyntec

8.2.2.2 Schottky Diode Selection

The TPS92360 demands a low forward voltage, high-speed and low capacitance Schottky diode for optimum efficiency. Ensure that the diode average and peak current rating exceeds the average output current and peak inductor current. In addition, the diode reverse breakdown voltage must exceed the open LED protection voltage. ONSemi NSR0240 is recommended for the TPS92360.



8.2.2.3 Output Capacitor Selection

The output capacitor is mainly selected to meet the requirement for the output ripple and loop stability. This ripple voltage is related to capacitor capacitance and its equivalent series resistance (ESR). Assuming a capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated with 方程式 6:

$$C_{OUT} = \frac{(V_{OUT} - V_{IN}) \times I_{OUT}}{V_{OUT} \times F_{S} \times V_{ripple}}$$
(6)

where

V_{ripple} = peak-to-peak output ripple

The additional part of the ripple caused by ESR is calculated using: $V_{ripple_ESR} = I_{OUT} \times R_{ESR}$

Due to its low ESR, V_{ripple_ESR} could be neglected for ceramic capacitors, a 1- μ F to 4.7- μ F capacitor is recommended for typical application.

8.2.2.4 LED Current Set Resistor

The LED current set resistor can be calculated by 方程式 1.

8.2.2.5 Thermal Considerations

The allowable IC junction temperature must be considered under normal operating conditions. This restriction limits the power dissipation of the TPS92360. The allowable power dissipation for the device can be determined by 方程式 7:

$$P_{D} = \frac{T_{J} - T_{A}}{R_{\theta JA}} \tag{7}$$

where


- T_J is allowable junction temperature given in recommended operating conditions
- T_A is the ambient temperature for the application
- R $_{\theta}$ JA is the thermal resistance junction-to-ambient given in Power Dissipation Table

The TPS92360 device also features a thermal foldback function to reduce the thermal stress automatically.




8.2.3 Application Curves


Typical application condition is as in \boxtimes 8-1, V_{IN} = 3.6 V, R_{SET} = 10.2 Ω , L = 4.7 μ H, C_{OUT} = 1 μ F, 10 LEDs in series (unless otherwise specified).













9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.7 V and 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS92360 device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

10 Layout

10.1 Layout Guidelines

As for all switching power supplies, especially those high frequency and high current ones, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability as well as noise problems. Therefore, use wide and short traces for high current paths. The input capacitor C_{IN} must be close to VIN pin and GND pin in order to reduce the input ripple seen by the device. If possible, choose higher capacitance value for it. The SW pin carries high current with fast rising and falling edge; therefore, the connection between the SW pin to the inductor must be kept as short and wide as possible. The output capacitor C_{OUT} must be put close to VOUT pin. It is also beneficial to have the ground of C_{OUT} close to the GND pin because there is large ground return current flowing between them. FB resistor must be put close to FB pin. When laying out signal ground, TI recommends using short traces separated from power ground traces and connecting them together at a single point close to the GND pin.

10.2 Layout Example




图 10-1. TPS92360 Board Layout



11 Device and Documentation Support

11.1 Device Support

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS92360

Submit Document Feedback

www.ti.com 20-Aug-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS92360DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	1IX	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司