

具有集成式压控振荡器 (VCO) 的整数 N/分数 N 锁相环 (PLL)

 查询样品: **TRF3765**

特性

- 输出频率: **300MHz 至 4.8GHz**
- 低噪声 VCO: **-133dBc/Hz**
(1MHz 偏移, $f_{\text{输出}} = 2.65\text{GHz}$)
- **13/16 位基准/反馈分压器**
- **25 位分数 N 和整数 N PLL**
- 低均方根 (RMS) 抖动: **0.35ps**
- 输入基准频率范围:
0.5MHz 至 350MHz
- 可编程 **1/2/4/8 分输出**
- **4 个差分 LO 输出**
- 具有可编程 VCO 开/关控制的外部 VCO 输入

应用范围


- 无线基础设施
- 无线本地环路
- 点对点无线访问
- 无线 (城域网) 宽带转发器

说明

TRF3765 是一款宽频带整数 N/分数 N 频率合成器, 此合成器具有集成的、宽频带压控振荡器 (VCO)。可编程输出分压器可实现 300MHz 至 4.8GHz 频率范围的连续覆盖。4 个单独的差分、开集 RF 输出可在无需外部分离器的情况下并行驱动多个器件。

TRF3765 也接受外部 VCO 输入信号, 并且可通过一个可编程控制输出来实现开/关控制。为了实现最大灵活性和宽基准频率范围, 设定宽范围分压比设置, 并且可使用一个芯片外环路滤波器。

TRF3765 采用 RHB-32 四方扁平无引线 (QFN) 封装。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TRF3765	RHB-32	RHB	–40°C to +85°C	TRF3765IRHB	TRF3765IRHBT	Tape and Reel, 250
					TRF3765IRHBR	Tape and Reel, 3000

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

		VALUE	UNIT
Supply voltage range ⁽²⁾	All VCC pins except VCC_TK	–0.3 to +3.6	V
	VCC_TK	–0.3 to +5.5	V
Digital I/O voltage range		–0.3 to $V_I + 0.5$	V
Operating virtual junction temperature range, T_J		–40 to +150	°C
Operating ambient temperature range, T_A		–40 to +85	°C
Storage temperature range, T_{stg}		–40 to +150	°C
ESD ratings	Human body model, HBM	1000	V
	Charged device model, CDM	1500	V

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V_{CC}	Power-supply voltage	3.0	3.3	3.6	V
VCC_TK	3.3-V to 5.5-V power-supply voltage	3.0	3.3	5.5	V
T_A	Operating ambient temperature range	–40		+85	°C
T_J	Operating virtual junction temperature range	–40		+150	°C

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		TRF3765			UNITS
		RHB			
		32 PINS			
θ_{JA}	Junction-to-ambient thermal resistance	31.6			°C/W
θ_{Jctop}	Junction-to-case (top) thermal resistance	21.6			
θ_{JB}	Junction-to-board thermal resistance	5.6			
Ψ_{JT}	Junction-to-top characterization parameter	0.3			
Ψ_{JB}	Junction-to-board characterization parameter	5.5			
θ_{Jcbot}	Junction-to-case (bottom) thermal resistance	1.1			

(1) 有关传统和新的热 度量的更多信息，请参阅 IC 封装热度量应用报告，SPRA953。

ELECTRICAL CHARACTERISTICS

 At $T_A = +25^\circ\text{C}$ and power supply = 3.3 V, unless otherwise noted.

PARAMETERS		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC PARAMETERS						
I_{CC}	Total supply current	Internal VCO, 1 output buffer on, divide-by-1		115		mA
		Internal VCO, 4 output buffers on, divide-by-1		190		mA
		Internal VCO, 1 output buffer on, divide-by-8		120		mA
		Internal VCO, 4 output buffers on, divide-by-8		182		mA
		External VCO mode, 1 output buffer on, divide-by-1		89		mA
DIGITAL INTERFACE						
V_{IH}	High-level input voltage		2	3.3		V
V_{IL}	Low-level input voltage		0		0.8	V
V_{OH}	High-level output voltage	Referenced to VCC_DIG	$0.8 \times V_{CC}$			V
V_{OL}	Low-level output voltage	Referenced to VCC_DIG			$0.2 \times V_{CC}$	V
REFERENCE OSCILLATOR PARAMETERS						
f_{REF}	Reference frequency		0.5 ⁽¹⁾		350 ⁽¹⁾	MHz
	Reference input sensitivity		0.2		3.3	V _{PP}
	Reference input impedance	Parallel capacitance, 10 MHz		2		pF
		Parallel resistance, 10 MHz		2500		Ω
PLL						
f_{PFD}	PFD frequency		0.5		65 ⁽²⁾	MHz
I_{CP_OUT}	Charge pump current	4WI programmable; ICP[4..0] = 00000 ⁽³⁾		1.94		mA
	In-band normalized phase noise floor	Integer mode		-221		dBc/Hz
INTERNAL VCO						
f_{VCO}	VCO frequency range	Divide-by-1	2400		4800	MHz
K_V	VCO gain	$V_{CP} = 1\text{ V}$		-65		MHz/V
	VCO free-running phase noise, $f_{VCO} = 2650\text{ MHz}$	VCC_TK = 3.3 V	At 10 kHz		-82	dBc/Hz
			At 100 kHz		-110	dBc/Hz
			At 1 MHz		-130	dBc/Hz
			At 10 MHz		-149	dBc/Hz
			At 40 MHz		-155	dBc/Hz
		VCC_TK = 5 V	At 10 kHz		-89	dBc/Hz
			At 100 kHz		-113	dBc/Hz
			At 1 MHz		-133	dBc/Hz
			At 10 MHz		-151	dBc/Hz
			At 40 MHz		-156	dBc/Hz
CLOSED-LOOP PLL/VCO						
	Integrated RMS jitter ⁽⁴⁾	Fractional mode, $f_{OUT} = 2.6\text{ GHz}$, $f_{PFD} = 30.72\text{ MHz}$ ⁽⁵⁾		0.36		ps
		Integer mode, $f_{OUT} = 2.6\text{ GHz}$, $f_{PFD} = 1.6\text{ MHz}$		0.52		ps
RF OUTPUT/INPUT						
f_{OUT}	Output frequency range	Divide-by-1	2400		4800	MHz
		Divide-by-2	1200		2400	MHz
		Divide-by-4	600		1200	MHz
		Divide-by-8	300		600	MHz
P_{LO}	Output power ⁽⁶⁾	Differential, divide-by-1, one output buffer on, maximum BUFOUT_BIAS		6.5		dBm
	External VCO input maximum frequency	20-dB gain loss, VCO pass-through, no PLL		9000		MHz
	External VCO input minimum frequency	20-dB gain loss, VCO pass-through, no PLL, divide-by-1		15		MHz
	External VCO input level			0		dBm

 (1) See [Application Information](#) section for discussion of VCO calibration clock limitations on reference clock frequency.

 (2) See [Application Information](#) section for discussion on PFD frequency selection and calibration logic frequency limitations.

 (3) See the [4WI Register Descriptions](#) section for all possible programmable charge pump currents.


(4) Integrated from 1 kHz to 10 MHz.

 (5) See [Application Information](#) section for information on loop filter characteristics.

 (6) See [Application Information](#) section for external output buffers details.

DEVICE INFORMATION

RHB PACKAGE QFN-32 (TOP VIEW)



PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
CLOCK	4	I	Serial programming interface, clock input
CP_OUT	26	O	Charge pump output
CP_REF	25		Charge pump reference ground
DATA	3	I	Serial programming interface, data input
EXTVCO_CTRL	19	O	Digital control to enable/disable external VCO
EXTVCO_IN	18	I	External VCO input
GND	29		Ground
GND	31		Ground
GND_BUFF1	8		Output buffer ground
GND_BUFF2	17		Output buffer ground
GND_DIG	1		Digital ground
GND_OSC	22		VCO core ground
LD	32	O	Lock detector output
LO1_OUTM	10	O	LO1 output: negative terminal
LO1_OUTP	9	O	LO1 output: positive terminal
LO2_OUTM	11	O	LO2 output: negative terminal
LO2_OUTP	12	O	LO2 output: positive terminal
LO3_OUTM	14	O	LO3 output: negative terminal
LO3_OUTP	13	O	LO3 output: positive terminal
LO4_OUTM	15	O	LO4 output: negative terminal
LO4_OUTP	16	O	LO4 output: positive terminal

PIN FUNCTIONS (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
READBACK	6	O	Serial programming interface, readback
REF_IN	30	I	Reference signal input
STROBE	5	I	Serial programming interface, latch enable
VCC_CP	27		Charge pump power supply
VCC_DIG	2		Digital power supply
VCC_DIV	7		Divider power supply
VCC_OSC	21		VCO core power supply
VCC_PLL	28		PLL power supply
VCC_TK	20		VCO LC tank power supply
VTUNE_IN	23		VCO control voltage
VTUNE_REF	24		V _{TUNE} reference ground

TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO1_OUTP (single-ended), PWD_BUFF2,3,4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in [Serial Programming Interface Register Definitions](#) section, and standard operating condition, unless otherwise noted.

Table of Graphs

Open-Loop Phase Noise	vs Temperature ⁽¹⁾	Figure 1, Figure 2, Figure 3, Figure 4
Open-Loop Phase Noise	vs Voltage ⁽¹⁾	Figure 5, Figure 6, Figure 7, Figure 8
Open-Loop Phase Noise	vs Temperature ⁽¹⁾⁽²⁾	Figure 9, Figure 10, Figure 11, Figure 12
Open-Loop Phase Noise	vs Voltage ⁽¹⁾⁽²⁾	Figure 13, Figure 14, Figure 15, Figure 16
Closed-Loop Phase Noise	vs Temperature ⁽³⁾	Figure 17, Figure 18, Figure 19, Figure 20, Figure 21, Figure 22, Figure 23
Closed-Loop Phase Noise	vs Temperature ⁽²⁾⁽³⁾	Figure 24, Figure 25, Figure 26, Figure 27, Figure 28, Figure 29, Figure 30
Closed-Loop Phase Noise	vs Divide Ratio ⁽³⁾	Figure 31
Closed-Loop Phase Noise	vs Divide Ratio ⁽²⁾⁽³⁾	Figure 32
Closed-Loop Phase Noise	vs Temperature ⁽⁴⁾	Figure 33, Figure 34, Figure 35, Figure 36, Figure 37, Figure 38, Figure 39
Closed-Loop Phase Noise	vs Temperature ⁽²⁾⁽⁴⁾	Figure 40, Figure 41, Figure 42, Figure 43, Figure 44, Figure 45, Figure 46
Closed-Loop Phase Noise	vs Divide Ratio ⁽⁴⁾	Figure 47
Closed-Loop Phase Noise	vs Divide Ratio ⁽²⁾⁽⁴⁾	Figure 48
PFD Spurs	vs Temperature ⁽⁴⁾	Figure 49
Multiples of PFD Spurs ⁽⁴⁾		Figure 50, Figure 51, Figure 52
Multiples of PFD Spurs ⁽⁴⁾⁽⁵⁾		Figure 53
Fractional Spurs	vs LO Divider ⁽³⁾	Figure 54
Fractional Spurs	vs RF Divider and Prescaler ⁽³⁾	Figure 55
Fractional Spurs	vs Temperature ⁽³⁾	Figure 56
Multiples of PFD Spurs ⁽³⁾		Figure 57
LO Harmonics ⁽⁴⁾		Figure 58
Output Power with Multiple Buffers ⁽⁴⁾		Figure 59, Figure 60
Output Power	vs Output Port ⁽⁴⁾	Figure 61
Output Power	vs Buffer Bias ⁽⁴⁾	Figure 62
VCO Gain (Kv)	vs Frequency	Figure 63

(1) VCO_TRIM = 32, VTUNE_IN = 1.1 V, CP_TRISTATE = 3 (3-state), and CAL_BYPASS = On.

(2) VCO_BIAS = 600 μA .

(3) Reference frequency = 61.44 MHz; PFD frequency = 30.72 MHz.

(4) Reference frequency = 40 MHz; PFD frequency = 1.6 MHz.

(5) Performance change at frequencies above 1500 MHz results from PLL_DIV_SEL changing from divide-by-1 to divide-by-2.

TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, $V_{CO_BIAS} = 400\ \mu\text{A}$; $BUFOUT_BIAS = 600\ \mu\text{A}$, all other registers set per recommended programming in [Serial Programming Interface Register Definitions](#) section, and standard operating condition, unless otherwise noted.




Figure 1.




Figure 2.




Figure 3.




Figure 4.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in [Serial Programming Interface Register Definitions](#) section, and standard operating condition, unless otherwise noted.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in [Serial Programming Interface Register Definitions](#) section, and standard operating condition, unless otherwise noted.




Figure 9.




Figure 10.




Figure 11.




Figure 12.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in [Serial Programming Interface Register Definitions](#) section, and standard operating condition, unless otherwise noted.




Figure 13.




Figure 14.




Figure 15.




Figure 16.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in [Serial Programming Interface Register Definitions](#) section, and standard operating condition, unless otherwise noted.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.










Figure 22.







TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in [Serial Programming Interface Register Definitions](#) section, and standard operating condition, unless otherwise noted.



TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in [Serial Programming Interface Register Definitions](#) section, and standard operating condition, unless otherwise noted.



TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in [Serial Programming Interface Register Definitions](#) section, and standard operating condition, unless otherwise noted.




Figure 35.




Figure 36.




Figure 37.




Figure 38.




Figure 39.




Figure 40.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in [Serial Programming Interface Register Definitions](#) section, and standard operating condition, unless otherwise noted.




Figure 41.




Figure 42.




Figure 43.




Figure 44.




Figure 45.




Figure 46.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in [Serial Programming Interface Register Definitions](#) section, and standard operating condition, unless otherwise noted.




Figure 47.




Figure 48.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in *Serial Programming Interface Register Definitions* section, and standard operating condition, unless otherwise noted.




Figure 49.




Figure 50.




Figure 51.




Figure 52.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in *Serial Programming Interface Register Definitions* section, and standard operating condition, unless otherwise noted.




Figure 53.




Figure 54.




Figure 55.




Figure 56.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in *Serial Programming Interface Register Definitions* section, and standard operating condition, unless otherwise noted.




Figure 57.




Figure 58.




Figure 59.




Figure 60.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$, $V_{CC_TK} = 3.3\text{ V}$, LO_Out_1 (single ended), buffer 2, 3, 4 = off, VCO_BIAS = 400 μA ; BUFOUT_BIAS = 600 μA , all other registers set per recommended programming in *Serial Programming Interface Register Definitions* section, and standard operating condition, unless otherwise noted.




Figure 61.

G061




Figure 62.

G062




Figure 63.

G063

SERIAL PROGRAMMING INTERFACE REGISTER DEFINITIONS

OVERVIEW

The TRF3765 features a four-wire serial programming interface (4WI) that controls an internal 32-bit shift register. There are a total of three signals that must be applied: the clock (CLOCK, pin 4); the serial data (DATA, pin 3); and the latch enable (STROBE, pin 5).

The serial data (DB0-DB31) are loaded least significant bit (LSB) first, and read on the rising edge of CLOCK. STROBE is asynchronous to the CLOCK signal; at its rising edge, the data in the shift register are loaded into the selected internal register. Figure 64 shows the timing for the 4WI. Table 1 lists the 4WI timing for the write operation.




Figure 64. 4WI Timing Diagram

Table 1. 4WI Timing: Write Operation

PARAMETER		MIN	MAX	UNITS
t_h	Hold time, data to clock	20		ns
t_{su1}	Setup time, data to clock	20		ns
$t_{(CH)}$	Clock low duration	20		ns
$t_{(CL)}$	Clock high duration	20		ns
t_{su2}	Setup time, clock to enable	20		ns
$t_{(CLK)}$	Clock period	50		ns
t_w	Enable time	50		ns
t_{su3}	Setup time, latch to data	70		ns

PLL 4WI REGISTERS

Register 1

Table 2. PLL 4WI Register 1

REGISTER ADDRESS					REFERENCE CLOCK DIVIDER										
Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14	Bit15

REF CLOCK DIV		RSV	REF INV	VCO NEG	CHARGE PUMP CURRENT					CP DOUBLE	VCO CAL CLK DIV/MULT				RSV
Bit16	Bit17	Bit18	Bit19	Bit20	Bit21	Bit22	Bit23	Bit24	Bit25	Bit26	Bit27	Bit28	Bit29	Bit30	Bit31

BIT NUMBER	BIT NAME	RESET VALUE	DESCRIPTION
Bit0	ADDR_0	1	Register address bits
Bit1	ADDR_1	0	
Bit2	ADDR_2	0	
Bit3	ADDR_3	1	
Bit4	ADDR_4	0	
Bit5	RDIV_0	1	13-bit Reference Divider value
Bit6	RDIV_1	0	
Bit7	RDIV_2	0	
Bit8	RDIV_3	0	
Bit9	RDIV_4	0	
Bit10	RDIV_5	0	
Bit11	RDIV_6	0	
Bit12	RDIV_7	0	
Bit13	RDIV_8	0	
Bit14	RDIV_9	0	
Bit15	RDIV_10	0	
Bit16	RDIV_11	0	
Bit17	RDIV_12	0	
Bit18	RSV	0	Reserved
Bit19	REF_INV	0	Invert Reference Clock polarity; 1 = use falling edge
Bit20	NEG_VCO	1	VCO polarity control; 1= negative slope (negative K_V)
Bit21	ICP_0	0	Program Charge Pump dc current, ICP 1.94 mA, B[25..21] = [00 000] 0.65 mA, B[25..21] = [11 111] 0.97 mA, default value, B[25..21] = [01 010]
Bit22	ICP_1	1	
Bit23	ICP_2	0	
Bit24	ICP_3	1	
Bit25	ICP_4	0	
Bit26	ICPDOUBLE	0	1 = Set ICP to double the current
Bit27	CAL_CLK_SEL_0	0	Multiplication or division factor to create VCO calibration clock from PFD frequency Fastest clock, B[25..21] = [00 000] Slowest clock, B[25..21] = [11 111]
Bit28	CAL_CLK_SEL_1	0	
Bit29	CAL_CLK_SEL_2	0	
Bit30	CAL_CLK_SEL_3	1	
Bit31	RSV	0	Reserved

CAL_CLK_SEL[3..0]: Set the frequency divider value used to derive the VCO calibration clock from the phase detector frequency. [Table 3](#) shows the calibration clock scale factors.

Table 3. Calibration Clock Scale Factors

CAL_CLK_SEL	SCALING FACTOR
1111	1/128
1110	1/64
1101	1/32
1100	1/16
1011	1/8
1010	1/4
1001	1/2
1000	1
0110	2
0101	4
0100	8
0011	16
0010	32
0001	64
0000	128

ICP[4..0]: Set the charge pump current. [Table 4](#) lists the charge pump current settings.

Table 4. Charge Pump Current Settings

ICP[4..0]	CURRENT (mA)
00 000	1.94
00 001	1.76
00 010	1.62
00 011	1.49
00 100	1.38
00 101	1.29
00 110	1.21
00 111	1.14
01 000	1.08
01 001	1.02
01 010	0.97
01 011	0.92
01 100	0.88
01 101	0.84
01 110	0.81
01 111	0.78
10 000	0.75
10 001	0.72
10 010	0.69
10 011	0.67
10 100	0.65
10 101	0.63
10 110	0.61
10 111	0.59
11 000	0.57
11 001	0.55
11 010	0.54
11 011	0.52
11 100	0.51
11 101	0.5
11 110	0.48
11 111	0.47

Register 2

Table 5. PLL 4WI Register 2

REGISTER ADDRESS					N-DIVIDER VALUE										
Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14	Bit15
N-DIVIDER VALUE					PLL DIVIDER SETTING		PRE-SCALER SELECT	RSV	RSV	VCO SELECT		VCO SEL MODE	CAL ACCURACY		EN CAL
Bit16	Bit17	Bit18	Bit19	Bit20	Bit21	Bit22	Bit23	Bit24	Bit25	Bit26	Bit27	Bit28	Bit29	Bit30	Bit31

BIT NUMBER	BIT NAME	RESET VALUE	DESCRIPTION
Bit0	ADDR_0	0	Register address bits
Bit1	ADDR_1	1	
Bit2	ADDR_2	0	
Bit3	ADDR_3	1	
Bit4	ADDR_4	0	
Bit5	NINT_0	0	PLL N-divider division setting
Bit6	NINT_1	0	
Bit7	NINT_2	0	
Bit8	NINT_3	0	
Bit9	NINT_4	0	
Bit10	NINT_5	0	
Bit11	NINT_6	0	
Bit12	NINT_7	1	
Bit13	NINT_8	0	
Bit14	NINT_9	0	
Bit15	NINT_10	0	
Bit16	NINT_11	0	
Bit17	NINT_12	0	
Bit18	NINT_13	0	
Bit19	NINT_14	0	
Bit20	NINT_15	0	
Bit21	PLL_DIV_SEL0	1	Select division ratio of divider in front of prescaler
Bit22	PLL_DIV_SEL1	0	
Bit23	PRSC_SEL	1	Set prescaler modulus (0 → 4/5; 1 → 8/9)
Bit24	RSV	0	Reserved
Bit25	RSV	0	Reserved
Bit26	VCO_SEL_0	0	Selects between the four integrated VCOs 00 = lowest frequency VCO; 11 = highest frequency VCO
Bit27	VCO_SEL_1	1	
Bit28	VCOSEL_MODE	0	Single VCO auto-calibration mode (1 = active)
Bit29	CAL_ACC_0	0	Error count during the cap array calibration Recommended programming [00].
Bit30	CAL_ACC_1	0	
Bit31	EN_CAL	0	Execute a VCO frequency auto-calibration. Set to '1' to initiate a calibration. Resets automatically.

PLL_DIV <1.0>: Select division ratio of divider in front of prescaler, according to [Table 6](#).

Table 6. PLL_DIV Selection

PLL_DIV	FREQUENCY DIVIDER
00	1
01	2
10	4

VCOSSEL_MODE: When VCOSSEL_MODE is set to '1', the cap array calibration is executed on the VCO selected through bits VCO_SEL[1:0].

Register 3

Table 7. PLL 4WI Register 3

REGISTER ADDRESS					FRACTIONAL N-DIVIDER VALUE										
Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14	Bit15
FRACTIONAL N-DIVIDER VALUE														RSV	RSV
Bit16	Bit17	Bit18	Bit19	Bit20	Bit21	Bit22	Bit23	Bit24	Bit25	Bit26	Bit27	Bit28	Bit29	Bit30	Bit31

BIT NUMBER	BIT NAME	RESET VALUE	DESCRIPTION
Bit0	ADDR_0	1	Register address bits
Bit1	ADDR_1	1	
Bit2	ADDR_2	0	
Bit3	ADDR_3	1	
Bit4	ADDR_4	0	
Bit5	NFRAC<0>	0	Fractional PLL N divider value 0 to 0.99999
Bit6	NFRAC<1>	0	
Bit7	NFRAC<2>	0	
Bit8	NFRAC<3>	0	
Bit9	NFRAC<4>	0	
Bit10	NFRAC<5>	0	
Bit11	NFRAC<6>	0	
Bit12	NFRAC<7>	0	
Bit13	NFRAC<8>	0	
Bit14	NFRAC<9>	0	
Bit15	NFRAC<10>	0	
Bit16	NFRAC<11>	0	
Bit17	NFRAC<12>	0	
Bit18	NFRAC<13>	0	
Bit19	NFRAC<14>	0	
Bit20	NFRAC<15>	0	
Bit21	NFRAC<16>	0	
Bit22	NFRAC<17>	0	
Bit23	NFRAC<18>	0	
Bit24	NFRAC<19>	0	
Bit25	NFRAC<20>	0	
Bit26	NFRAC<21>	0	
Bit27	NFRAC<22>	0	
Bit28	NFRAC<23>	0	
Bit29	NFRAC<24>	0	
Bit30	RSV	0	Reserved
Bit31	RSV	0	Reserved

Register 4

Table 8. PLL 4WI Register 4

REGISTER ADDRESS					PD PLL	POWER-DOWN PLL BLOCKS						POWER-DOWN OUTPUT BUFFERS			
Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14	Bit15

EXT VCO		PLL TESTS CONTROL						$\Delta\Sigma$ MOD ORDER			$\Delta\Sigma$ MOD CONTROLS			EN FRACT MODE	
Bit16	Bit17	Bit18	Bit19	Bit20	Bit21	Bit22	Bit23	Bit24	Bit25	Bit26	Bit27	Bit28	Bit29	Bit30	Bit31

BIT NUMBER	BIT NAME	RESET VALUE	DESCRIPTION
Bit0	ADDR_0	0	Register address bits
Bit1	ADDR_1	0	
Bit2	ADDR_2	1	
Bit3	ADDR_3	1	
Bit4	ADDR_4	0	
Bit5	PWD_PLL	0	Power-down all PLL blocks (1 = off)
Bit6	PWD_CP	0	When 1, charge pump is off
Bit7	PWD_VCO	0	When 1, VCO is off
Bit8	PWD_VCOMUX	0	Power-down the four VCO mux blocks (1 = off)
Bit9	PWD_DIV124	0	Power-down programmable RF divider in PLL feedback path (1 = off)
Bit10	PWD_PRESC	0	Power-down programmable prescaler (1 = off)
Bit11	PWD_LO_DIV	1	Power-down LO divider block (1 = off)
Bit12	PWD_BUFF_1	1	Power-down LO output buffer 1 (1 = off)
Bit13	PWD_BUFF_2	1	Power-down LO output buffer 2 (1 = off)
Bit14	PWD_BUFF_3	1	Power-down LO output buffer 3 (1 = off)
Bit15	PWD_BUFF_4	1	Power-down LO output buffer 4 (1 = off)
Bit16	EN_EXTVCO	0	Enable external VCO input buffer (1 = enabled)
Bit17	EXT_VCO_CTRL	0	Can be used to enable/disable an external VCO through pin EXT_VCO_CTRL (1 = high).
Bit18	EN_ISOURCE	0	Enable offset current at Charge Pump output (to be used in Fractional mode only; 1 = on).
Bit19	LD_ANA_PREC_0	0	Control precision of analog lock detector 1 = low; 0 = high
Bit20	LD_ANA_PREC_1	0	
Bit21	CP_TRISTATE_0	0	Set the charge pump output into 3-state mode. Normal, B[22..21] = [00] Down, B[22..21] = [01] Up, B[22..21] = [10] 3-state, B[22..21] = [11]
Bit22	CP_TRISTATE_1	0	
Bit23	SPEEDUP	0	Speed up PLL block by bypassing bias stabilizer capacitors.
Bit24	LD_DIG_PREC	0	Lock detector precision (increases sampling time if set to 1)
Bit25	EN_DITH	1	Enable $\Delta\Sigma$ modulator dither (1 = on)
Bit26	MOD_ORD_0	0	$\Delta\Sigma$ modulator order (1 through 4). Not used in Integer mode. First order, B[27..26] = [00] Second order, B[27..26] = [01] Third order, B[27..26] = [10] Fourth order, B[27..26] = [11]
Bit27	MOD_ORD_1	1	
Bit28	DITH_SEL	0	Select dither mode for $\Delta\Sigma$ modulator (0 = pseudo-random; 1 = constant)
Bit29	DEL_SD_CLK_0	0	$\Delta\Sigma$ modulator clock delay. Not used in Integer mode. Min delay = 00; Max delay = 11
Bit30	DEL_SD_CLK_1	1	
Bit31	EN_FRAC	0	Enable Fractional mode (1 = fractional enabled)

Register 5
Table 9. PLL 4WI Register 5

REGISTER ADDRESS					VCO_R_TRIM			PLL_R_TRIM		VCO CURRENT				VCOBUF BIAS	
Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14	Bit15

VCOMUX BIAS		OUTBUF BIAS		RSV	RSV	BIAS SEL	VCO CAL REF			VCOMUX AMPL		VCO BIAS VOLTAGE		RSV	EN_LD ISRC
Bit16	Bit17	Bit18	Bit19	Bit20	Bit21	Bit22	Bit23	Bit24	Bit25	Bit26	Bit27	Bit28	Bit29	Bit30	Bit31

BIT NUMBER	BIT NAME	RESET VALUE	DESCRIPTION
Bit0	ADDR_0	1	Register address bits
Bit1	ADDR_1	0	
Bit2	ADDR_2	1	
Bit3	ADDR_3	1	
Bit4	ADDR_4	0	
Bit5	VCOBIAS_RTRIM_0	0	VCO bias resistor trimming. Recommended programming [100].
Bit6	VCOBIAS_RTRIM_1	0	
Bit7	VCOBIAS_RTRIM_2	1	
Bit8	PLLBIAS_RTRIM_0	0	PLL bias resistor trimming. Recommended programming [10].
Bit9	PLLBIAS_RTRIM_1	1	
Bit10	VCO_BIAS_0	0	VCO bias reference current. 300 μ A, B[13..10] = [00 00] 600 μ A, B[13..10] = [11 11] Bias current varies directly with reference current Recommended programming: 400 μ A, B[13..10] = [0101] with VCC_TK = 3.3 V 600 μ A, B[13..10] = [1111] with VCC_TK = 5.0V
Bit11	VCO_BIAS_1	0	
Bit12	VCO_BIAS_2	0	
Bit13	VCO_BIAS_3	1	
Bit14	VCOBUF_BIAS_0	0	VCO buffer bias reference current. 300 μ A, B[15..14] = [00] 600 μ A, B[15..14] = [11] Bias current varies directly with reference current Recommended programming [10]
Bit15	VCOBUF_BIAS_1	1	
Bit16	VCOMUX_BIAS_0	0	VCO muxing buffer bias reference current. 300 μ A, B[17..16] = [00] 600 μ A, B[17..16] = [11] Bias current varies directly with reference current Recommended programming [10]
Bit17	VCOMUX_BIAS_1	1	
Bit18	BUFOUT_BIAS_0	1	PLL output buffer bias reference current. 300 μ A, B[19..18] = [00] 600 μ A, B[19..18] = [11] Bias current varies directly with reference current
Bit19	BUFOUT_BIAS_1	0	
Bit20	RSV	0	Reserved
Bit21	RSV	1	Reserved
Bit22	VCO_CAL_IB	0	Select bias current type for VCO calibration circuitry 0 = PTAT; 1 = constant over temperature. Recommended programming [0].
Bit23	VCO_CAL_REF_0	0	VCO calibration reference voltage trimming. 0.9 V, B[25..23] = [000] 1.4 V, B[25..23] = [111] Recommended programming 1.11 V, B[25..23] = [011]
Bit24	VCO_CAL_REF_1	0	
Bit25	VCO_CAL_REF_2	1	

BIT NUMBER	BIT NAME	RESET VALUE	DESCRIPTION
Bit26	VCO_AMPL_CTRL_0	0	Adjust the signal amplitude at the VCO mux input. [00] = maximum voltage swing [11] = minimum voltage swing Recommended programming [11]
Bit27	VCO_AMPL_CTRL_1	1	
Bit28	VCO_VB_CTRL_0	0	VCO core bias voltage control 1.2 V, B[29..28] = [00] 1.35 V, B[29..28] = [01] 1.5 V, B[29..28] = [10] 1.65 V, B[29..28] = [11] Recommended programming [01]
Bit29	VCO_VB_CTRL_1	1	
Bit30	RSV	0	Reserved
Bit31	EN_LD_ISOURCE	1	Enable monitoring of LD to turn on I _{SOURCE} when in frac-n mode (EN_FRAC=1). 0 = I _{SOURCE} set by EN_ISOURCE 1 = I _{SOURCE} set by LD Recommended programming [0]

Register 6

Table 10. PLL 4WI Register 6

REGISTER ADDRESS					RSV	RSV	VCO CAP ARRAY CONTROL						LD MODE	VCO TEST MODE	CAL BYPASS
Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14	Bit15
MUX CONTROL			ISRC SINK	OFFSET CURRENT ADJUST			LO DIV		LO DIV BIAS		VCO MUX BIAS		DC OFF REF		VCO BIAS SEL
Bit16	Bit17	Bit18	Bit19	Bit20	Bit21	Bit22	Bit23	Bit24	Bit25	Bit26	Bit27	Bit28	Bit29	Bit30	Bit31

BIT NUMBER	BIT NAME	RESET VALUE	DESCRIPTION
Bit0	ADDR_0	0	Register address bits
Bit1	ADDR_1	1	
Bit2	ADDR_2	1	
Bit3	ADDR_3	1	
Bit4	ADDR_4	0	
Bit5	RSV	0	Reserved
Bit6	RSV	0	Reserved
Bit7	VCO_TRIM_0	0	VCO capacitor array control bits; used in manual cal mode
Bit8	VCO_TRIM_1	0	
Bit9	VCO_TRIM_2	0	
Bit10	VCO_TRIM_3	0	
Bit11	VCO_TRIM_4	0	
Bit12	VCO_TRIM_5	1	
Bit13	EN_LOCKDET	0	Initiate automatic calibration if LD indicates loss of lock. (1 = Initiate calibration if LD is low)
Bit14	VCO_TEST_MODE	0	Counter mode: measure maximum/minimum frequency of each VCO
Bit15	CAL_BYPASS	0	Bypass of VCO auto-calibration. When '1', VCO_TRIM and VCO_SEL bits are used to select the VCO and the capacitor array setting
Bit16	MUX_CTRL_0	1	Select signal for test output (pin 5, LD). [000] = Ground [001] = Lock detector [010] = NDIV counter output [011] = Ground [100] = RDIV counter output [101] = Ground [110] = A_counter output [111] = Logic high
Bit17	MUX_CTRL_1	0	
Bit18	MUX_CTRL_2	0	
Bit19	ISOURCE_SINK	0	Charge pump offset current polarity. 0 = source I _{SOURCE} current enabled by EN_ISOURCE. Recommended programming [0].

BIT NUMBER	BIT NAME	RESET VALUE	DESCRIPTION
Bit20	ISOURCE_TRIM_0	0	Adjust I _{SOURCE} bias current. Minimum value, ISOURCE_TRIM = 0, B[22..20] = [000] Maximum value, ISOURCE_TRIM = 7, B[22..20] = [111] I _{SOURCE} current enabled by EN_ISOURCE.
Bit21	ISOURCE_TRIM_1	0	
Bit22	ISOURCE_TRIM_2	1	
Bit23	LO_DIV_SEL_0	0	Adjust LO path divider Divide-by-1, [B24..23] = [00] Divide-by-2, [B24..23] = [01] Divide-by-4, [B24..23] = [10] Divide-by-8, [B24..23] = [11]
Bit24	LO_DIV_SEL_1	0	
Bit25	LO_DIV_IB_0	0	
Bit26	LO_DIV_IB_1	0	
Bit27	DIV_MUX_REF<0>	0	Sets reference bias current of DIV_MUX buffer when bit 31=1; [00] = 500 μ A [01] = 400 μ A [10] = 300 μ A [11] = 200 μ A Recommended programming [10]
Bit28	DIV_MUX_REF<1>	1	
Bit29	DIV_MUX_OUT<0>	0	Set multiply factor for DIV_MUX_REF current. x16, B[30..29] = 00 x24, B[30..29] = 01 x32, B[30..29] = 10 x40, B[30..29] = 11 Recommended programming [10]
Bit30	DIV_MUX_OUT<1>	1	
Bit31	DIV_MUX_BIAS_OVRD	0	Overrides DIV_MUX auto-bias current control. When set to '1', DIV_MUX bias current is set by [B30..27].

READBACK MODE

Register 0 functions as a readback register. The TRF3765 implements the capability to read back the content of any serial programming interface register by initializing Register 0.

Each read-back operation consists of two phases: a write followed by the actual reading of the internal data. This sequence is described in the timing diagram (see [Figure 65](#)). During the write phase, a command is sent to TRF3765 Register 0 to set it to readback mode and to specify which register is to be read. In the proper reading phase, at each rising clock edge, the internal data are transferred to the READBACK pin where it can be read at the following falling edge (LSB first). The first clock after the latch enable STROBE, pin 5, goes high (that is, the end of the write cycle) is idle and the following 32 clock pulses transfer the internal register contents to the READBACK pin (pin 6).




Figure 65. 4WI Readback Timing Diagram

Table 11 lists the readback timing parameters.

Table 11. Readback 4WI Timing

PARAMETER	MIN	MAX	UNITS	COMMENTS
Hold time, data to clock	t_h	20	ns	
Setup time, data to clock	t_{su1}	20	ns	
Clock low duration	$t_{(CH)}$	20	ns	
Clock high duration	$t_{(CL)}$	20	ns	
Setup time, clock to enable	t_{su2}	20	ns	
Setup time, enable to Readback clock	t_{su3}	20		
Delay time, clock to Readback data output	t_d	10	ns	
Enable time	t_w	50	ns	Equals Clock period
Clock period	$t_{(CLK)}$	50	ns	

READBACK FROM THE INTERNAL REGISTER BANKS

The TRF3765 integrates eight registers: Register 0 (000) to Register 7 (111). Registers 1 through 6 are used to set up and control the TRF3765 functions, Register 7 is used for factory functions, and Register 0 is used for the [readback function](#).

Register 0 must be programmed with a specific command that sets the TRF3765 into readback mode and specifies the register to be read, according to the following parameters:

- Set B[31] to '1' to put TRF3765 into readback mode.
- Set B[30,28] equal to the address of the register to be read ('000' to '111').
- Set B27 to control the VCO frequency counter in VCO test mode.

REGISTER 0
Table 12. Register 0 Write

REGISTER ADDRESS					N/C											
Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14	Bit15	
N/C												COUNT_MODE_MUX_SEL	RB_REG			RB_ENABLE
Bit16	Bit17	Bit18	Bit19	Bit20	Bit21	Bit22	Bit23	Bit24	Bit25	Bit26	Bit27	Bit28	Bit29	Bit30	Bit31	

Register 0 Write

TYPE	BIT NUMBER	BIT NAME	RESET VALUE	DESCRIPTION
Address	Bit0	ADDR<0>	0	Register 0 to be programmed to set the TRF3765 into readback mode.
	Bit1	ADDR<1>	0	
	Bit2	ADDR<2>	0	
	Bit3	ADDR<3>	1	
	Bit4	ADDR<4>	0	
Data Field	Bit5	N/C	0	
	Bit6	N/C	0	
	Bit7	N/C	0	
	Bit8	N/C	0	
	Bit9	N/C	0	
	Bit10	N/C	0	
	Bit11	N/C	0	
	Bit12	N/C	0	
	Bit13	N/C	0	
	Bit14	N/C	0	
	Bit15	N/C	0	
	Bit16	N/C	0	
	Bit17	N/C	0	
	Bit18	N/C	0	
	Bit19	N/C	0	
	Bit20	N/C	0	
	Bit21	N/C	0	
	Bit22	N/C	0	
	Bit23	N/C	0	
	Bit24	N/C	0	
	Bit25	N/C	0	
	Bit26	N/C	0	
	Bit27	COUNT_MODE_MUX_SEL	0	Select Readback for VCO maximum frequency or minimum frequency. 0 = Maximum 1 = Minimum
	Bit28	RB_REG<0>	X	Three LSBs of the address for the register that is being read Register 1, B[30..28] = [000] Register 7, B[30..28] = [111]
	Bit29	RB_REG<1>	X	
	Bit30	RB_REG<2>	X	
	Bit31	RB_ENABLE	1	1 → Put the device into readback mode

Register 0 Read

Table 13. Register 0 Read

REGISTER ADDRESS					CHIP_ID	NOT USED						R_SAT_ERR	COUNT0-7/VCO_TRIM		
Bit0	Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14	Bit15

COUNT0-7/VCO_TRIM					COUNT8 / NU	COUNT9-10/VCO_SEL	COUNT11-17						COUNT MODE MUX_SEL		
Bit16	Bit17	Bit18	Bit19	Bit20	Bit21	Bit22	Bit23	Bit24	Bit25	Bit26	Bit27	Bit28	Bit29	Bit30	Bit31

BIT NUMBER	BIT NAME	RESET VALUE	DESCRIPTION
Bit0	ADDR_0	0	Register address bits
Bit1	ADDR_1	0	
Bit2	ADDR_2	0	
Bit3	ADDR_3	1	
Bit4	ADDR_4	0	
Bit5	CHIP_ID	1	
Bit6	NU	x	
Bit7	NU	x	
Bit8	NU	x	
Bit9	NU	x	
Bit10	NU	x	
Bit11	NU	x	
Bit12	R_SAT_ERR	x	Error flag for calibration speed
Bit13	count_0/NU	x	B[30..13] = VCO frequency counter high when COUNT_MODE_MUX_SEL = 0 and VCO_TEST_MODE = 1 B[30..13] = VCO frequency counter low when COUNT_MODE_MUX_SEL = 1 and VCO_TEST_MODE = 1 B[20..15] = Autocal results for VCO_TRIM B[23..22] = Autocal results for VCO_SEL when VCO_TEST_MODE = 0
Bit14	count_1/NU	x	
Bit15	count_2/VCO_TRIM_0	x	
Bit16	count_3/VCO_TRIM_1	x	
Bit17	count_4/VCO_TRIM_2	x	
Bit18	count_5/VCO_TRIM_3	x	
Bit19	count_6/VCO_TRIM_4	x	
Bit20	count_7/VCO_TRIM_5	x	
Bit21	count_8/NU	x	
Bit22	count_9/VCO_sel_0	x	
Bit23	count_10/VCO_sel_1	x	
Bit24	count<11>	x	
Bit25	count<12>	x	
Bit26	count<13>	x	
Bit27	count<14>	x	
Bit28	count<15>	x	
Bit29	count<16>	x	
Bit30	count<17>	x	
Bit31	COUNT_MODE_MUX_SEL	x	0 = Minimum frequency 1 = Maximum frequency

APPLICATION INFORMATION

INTEGER AND FRACTIONAL MODE SELECTION

The PLL is designed to operate in either Integer mode or Fractional mode. If the desired local oscillator (LO) frequency is an integer multiple of the phase frequency detector (PFD) frequency, f_{PFD} , then Integer mode can be selected. The normalized in-band phase noise floor in Integer mode is lower than in Fractional mode. In Integer mode, the feedback divider is an exact integer, and the fraction is zero. While operating in Integer mode, the register bits corresponding to the fractional control are *don't care*.

In Fractional mode, the feedback divider fractional portion is non-zero on average. With 25-bit fractional resolution, RF stepsize $f_{\text{PFD}}/2^{25}$ is less than 1 Hz with a f_{PFD} up to 33 MHz. The appropriate fractional control bits in the serial register must be programmed.

PLL ARCHITECTURE

Figure 66 shows a block diagram of the PLL loop.




Figure 66. PLL Loop

The output frequency is given by Equation 1:

$$f_{\text{VCO}} = \frac{f_{\text{REF}}}{\text{RDIV}} (\text{PLL_DIV_SEL}) \left[\text{NINT} + \frac{\text{NFRAC}}{2^{25}} \right] \quad (1)$$

The rate at which phase comparison occurs is $f_{\text{REF}}/\text{RDIV}$. In Integer mode, the fractional setting is ignored and Equation 2 is applied.

$$\frac{f_{\text{VCO}}}{f_{\text{PFD}}} = \text{NINT} \times \text{PLL_DIV_SEL} \quad (2)$$

The feedback divider block consists of a programmable RF divider, a prescaler divider, and an NF divider. The prescaler can be programmed as either a 4/5 or an 8/9 prescaler. The NF divider includes an *A* counter and an *M* counter.

Selecting PLL Divider Values

Operation of the PLL requires the LO_DIV_SEL, RDIV, PLL_DIV_SEL, NINT, and NFRAC bits to be calculated. The LO or mixer frequency is related to f_{VCO} according to divide-by-1/-2/-4/-8 blocks and the operating range of f_{VCO} .

a. LO_DIV_SEL

LO_DIV_SEL =	1	$2400 \text{ MHz} \leq f_{RF} \leq 4800 \text{ MHz}$
	2	$1200 \text{ MHz} \leq f_{RF} \leq 2400 \text{ MHz}$
	3	$600 \text{ MHz} \leq f_{RF} \leq 1200 \text{ MHz}$
	4	$300 \text{ MHz} \leq f_{RF} \leq 600 \text{ MHz}$

Therefore:

$$f_{VCO} = \text{LO_DIV_SEL} \times f_{RF}$$

b. PLL_DIV_SEL

Given f_{VCO} , select the minimum value for PLL_DIV_SEL so that the programmable RF divider limits the input frequency into the prescaler block, f_{PM} , to a maximum of 3000 MHz.

$$\text{PLL_DIV_SEL} = \min(1, 2, 4) \text{ such that } f_{PM} \leq 3000 \text{ MHz}$$

This calculation can be restated as [Equation 3](#).

$$\text{PLL_DIV_SEL} = \text{Ceiling}\left(\frac{\text{LO_DIV_SEL} \times f_{RF}}{3000 \text{ MHz}}\right) \quad (3)$$

Higher values of f_{PFD} correspond to better phase noise performance in Integer mode or Fractional mode. f_{PFD} , along with PLL_DIV_SEL, determines the f_{VCO} stepsize in Integer mode. Therefore, in Integer mode, select the maximum f_{PFD} that allows for the required RF stepsize, as shown by [Equation 4](#).

$$f_{PFD} = \frac{f_{VCO, \text{Stepsize}}}{\text{PLL_DIV_SEL}} = \frac{f_{RF, \text{Stepsize}} \times \text{LO_DIV_SEL}}{\text{PLL_DIV_SEL}} \quad (4)$$

In Fractional mode, a small RF stepsize is accomplished through the Fractional mode divider. A large f_{PFD} should be used to minimize the effects of fractional controller noise in the output spectrum. In this case, f_{PFD} may vary according to the reference clock and fractional spur requirements; for example, $f_{PFD} = 20 \text{ MHz}$.

c. RDIV, NINT, NFRAC, PRSC_SEL

$$\text{RDIV} = \frac{f_{REF}}{f_{PFD}}$$

$$\text{NINT} = \text{floor}\left(\frac{f_{VCO} \text{RDIV}}{f_{REF} \text{PLL_DIV_SEL}}\right)$$

$$\text{NFRAC} = \text{floor}\left(\left[\left(\frac{f_{VCO} \text{RDIV}}{f_{REF} \text{PLL_DIV_SEL}}\right) - \text{NINT}\right] 2^{25}\right)$$

The P/(P+1) programmable prescaler is set to 8/9 or 4/5 through the PRSC_SEL bit. To allow proper fractional control, set PRSC_SEL according to [Equation 5](#).

$$\text{PRSC_SEL} = \begin{cases} \frac{8}{9} & \text{NINT} \geq 75 \text{ in Fractional Mode or NINT} \geq 72 \text{ in Integer mode} \\ \frac{4}{5} & 23 \leq \text{NINT} < 75 \text{ in Fractional mode or } 20 \leq \text{NINT} < 72 \text{ in Integer mode} \end{cases} \quad (5)$$

The PRSC_SEL limit at NINT < 75 applies to Fractional mode with third-order modulation. In Integer mode, the PRSC_SEL = 8/9 should be used with NINT as low as 72. The divider block accounts for either value of PRSC_SEL without requiring NINT or NFRAC to be adjusted. Then, calculate the maximum frequency to be input to the digital divider at f_N. Use the lower of the possible prescaler divide settings, P = (4,8), as shown by [Equation 6](#).

$$f_{N,Max} = \frac{f_{VCO}}{\text{PLL_DIV_SEL} \times P} \quad (6)$$

Verify that the frequency into the digital divider, f_N, is less than or equal to 375 MHz. If f_N exceeds 375 MHz, choose a larger value for PLL_DIV_SEL and recalculate f_{PFD}, RDIV, NINT, NFRAC, and PRSC_SEL.

Setup Example for Integer Mode

Suppose the following operating characteristics are desired for Integer mode operation:

- f_{REF} = 40 MHz (reference input frequency)
- Step at RF = 2 MHz (RF channel spacing)
- f_{RF} = 1600 MHz (RF frequency)

The VCO range is 2400 MHz to 4800 MHz. Therefore:

- LO_DIV_SEL = 2
- f_{VCO} = LO_DIV_SEL × 1600 MHz = 3200 MHz

In order to keep the frequency of the prescaler below 3000 MHz:

- PLL_DIV_SEL = 2

The desired stepsize at RF is 2 MHz, so:

- f_{PFD} = 2 MHz
- f_{VCO, stepsize} = PLL_DIV_SEL × f_{PFD} = 4 MHz

Using the reference frequency along with the required f_{PFD} gives:

- RDIV = 20
- NINT = 800

NINT ≥ 75; therefore, select the 8/9 prescaler.

$$f_{N,Max} = 3200 \text{ MHz} / (2 \times 8) = 200 \text{ MHz} < 375 \text{ MHz}$$

This example shows that Integer mode operation gives sufficient resolution for the required stepsize.

Setup Example for Fractional Mode

Suppose the following operating characteristics are desired for Fractional mode operation:

- $f_{REF} = 40$ MHz (reference input frequency)
- Step at RF = 5 MHz (RF channel spacing)
- $f_{RF} = 1,600,000,045$ Hz (RF frequency)

The VCO range is 2400 MHz to 4800 MHz. Therefore:

- LO_DIV_SEL = 2
- $f_{VCO} = LO_DIV_SEL \times 1,600,000,045$ Hz = 3,200,000,090 Hz

In order to keep the frequency of the prescaler below 3000 MHz:

- PLL_DIV_SEL = 2

Using a typical f_{PFD} of 20 MHz:

- RDIV = 20
- NINT = 80
- NFRAC = 75

$NINT \geq 75$; therefore, select the 8/9 prescaler.

$$f_{N,Max} = 3200 \text{ MHz} / (2 \times 8) = 200 \text{ MHz} < 375 \text{ MHz}$$

The actual frequency at RF is:

- $f_{RF} = 1600000044.9419$ Hz

For a frequency error of -0.058 Hz.

Fractional Mode Setup

Optimal operation of the PLL in Fractional mode requires several additional register settings. Recommended values are listed in [Table 14](#). Optimal performance may require tuning the MOD_ORD, ISOURCE_SINK, and ISOURCE_TRIM values according to the chosen frequency band.

Table 14. Fractional Mode Register Settings

REGISTER BIT	REGISTER ADDRESSING	RECOMMENDED VALUE
EN_ISOURCE	Reg4B18	1
EN_DITH	Reg4B25	1
MOD_ORD	Reg4B[27..26]	B[27..26] = [10]
DITH_SEL	Reg4B28	0
DEL_SD_CLK	Reg4B[30..29]	B[30..29] = [10]
EN_FRAC	Reg4B31	1
EN_LD_ISOURCE	Reg5B31	0
ISOURCE_SINK	Reg6B19	0
ISOURCE_TRIM	Reg6B[22..20]	B[22..20] = [100] or [111]; see Typical Characteristics
ICPDOUBLE	Reg1B26	0

SELECTING THE VCO AND VCO FREQUENCY CONTROL

To achieve a broad frequency tuning range, the TRF3765 includes four VCOs. Each VCO is connected to a bank of coarse tuning capacitors that determine the valid operating frequency of each VCO. For any given frequency setting, the appropriate VCO and capacitor array must be selected.

The device contains logic that automatically selects the appropriate VCO and capacitor bank. Set bit EN_CAL to initiate the calibration algorithm. During the calibration process, the device selects a VCO and a tuning capacitor state such that V_{TUNE} matches the reference voltage set by VCO_CAL_REF_n. Accuracy of the resulting tuning word is increased through bits CAL_ACC_n at the expense of increased calibration time. A calibration begins immediately when EN_CAL is set; as a result, all registers must contain valid values before a calibration is initiated.

The calibration logic is driven by a CAL_CLK clock derived from the phase frequency detector frequency scaled according to the setting in CAL_CLK_SEL. Faster CAL_CLK frequencies enable faster calibrations, but the logic is limited to clock frequencies up to 600 kHz. The flag R_SAT_ERR is evaluated during the calibration process to indicate calibration counter overflow errors, which occur if CAL_CLK runs too quickly. If R_SAT_ERR is set during a calibration, the resulting calibration is not valid and CAL_CLK_SEL must be used to slow the CAL_CLK. CAL_CLK frequencies should not be set below 0.05 MHz. Reference clock frequency is usually limited by the calibration logic. $f_{REF} \times CAL_CLK_SEL$ scaling factor > 0.01 MHz and $f_{REF}/(CAL_CLK_SEL$ scaling factor $\times f_{PFD}) < 8000$ are required. For example, with $f_{REF} = 61.44$ MHz, $f_{PFD} = 30.72$ MHz and CAL_CLK_SEL at 1/128, $61.44/128 = 0.5 > 0.01$ and $61.44/(30.72 \times 1/128) = 256 < 8000$.

When VCOSEL_MODE is '0', the device automatically selects both the VCO and capacitor bank within 46 CAL_CLK cycles. When VCOSEL_MODE is '1', the device uses the VCO selected in VCO_SEL_0 and VCO_SEL_1 and automatically selects the capacitor array within 34 CAL_CLK cycles. The VCO and capacitor array settings that result from a calibration cannot be read from the VCO_SEL_n and VCO_TRIM_n bits in Registers 2 and 7. These settings can only be read from Register 0.

Automatic calibration can be disabled by setting CAL_BYPASS to '1'. In this manual calibration mode, the VCO is selected through register bits VCO_SEL_n, while the capacitor array is selected through register bits VCO_TRIM_n. Calibration modes are summarized in Table 15. After calibration is complete, the PLL is released from calibration mode and reaches phase lock.

Table 15. VCO Calibration Modes

CAL_BYPASS	VCOSEL_MODE	MAX CYCLES CAL_CLK	VCO	CAPACITOR ARRAY
0	0	46	Automatic	
0	1	34	VCO_SEL_n	Automatic
1	<i>don't care</i>	N/A	VCO_SEL_n	VCO_TRIM_n

During the calibration process, the TRF3765 scans through many frequencies. RF and LO outputs should be disabled until calibration is complete. At power-up, the RF and LO output are disabled by default. Once a calibration has been performed at a given frequency setting, the calibration remains valid over all operating temperature conditions.

EXTERNAL VCO

An external LO or VCO signal may be applied. EN_EXTVCO powers the input buffer and selects the buffered external signal instead of an internal VCO. Dividers, phase-frequency detector, and charge pump remain enabled and may be used to control V_{TUNE} or an external VCO. NEG_VCO must correspond to the sign of the external VCO tuning characteristic. EXT_VCO_CTRL = '1' asserts a logic 1 output level at the corresponding output pin. This configuration can be used to enable or disable the external VCO circuit or module.

VCO_TEST_MODE

Setting VCO_TEST_MODE forces the currently selected VCO to the edge of its frequency range by disconnecting the charge pump input from the phase detector and loop filter, and forcing its output high or low. The upper or lower edge of the VCO range is selected through COUNT_MODE_MUX_SEL.

VCO_TEST_MODE also reports the value of a frequency counter in COUNT, which can be read back in Register 0. COUNT reports the number of digital N divider cycles in the PLL, directly related to the period of f_N , that occur during each CAL_CLK cycle. Counter operation is initiated through the bit EN_CAL. Table 16 summarizes the settings for VCO_TEST_MODE.

Table 16. VCO_TEST_MODE Settings

VCO_TEST_MODE	COUNT_MODE_MUX_SEL	VCO OPERATION	REGISTER 0 B[30..13]
0	<i>Don't care</i>	Normal	B[30..24] = undefined B[23..22] = VCO_SEL selected during autocal B21 = undefined B[20..15] = VCO_TRIM selected during autocal B[14..13] = undefined
1	0	Max frequency	B[30..13] = Max frequency counter
1	1	Min frequency	B[30..13] = Min frequency counter

LOOP FILTER

Loop filter design is critical for achieving low closed-loop phase noise. Some typical loop filter component values are given in Table 17, referenced to designators in Figure 67. These loop filters are designed using a charge pump current of 1.94 mA to minimize noise.

Table 17. Typical Loop Filter Components

f_{PFD} (MHz)	C1 (pF)	C2 (pF)	R2 (k Ω)	C3 (pF)	R3 (k Ω)	C4 (pF)	R4 (k Ω)
1.6	47	560	10	4.7	5	open	0
30.72	2200	22000	0.47	220	0.47	220	0.47




Figure 67. Loop Filter Component Reference Designators

LOCK DETECT

The lock detect signal is generated in the phase frequency detector by comparing the VCO target phase against the VCO actual phase. When the two compared phase signals remain aligned for several clock cycles, an internal signal goes high. The precision of this comparison is controlled through the LD_ANA_PREC bits. This internal signal is then averaged and compared against a reference voltage to generate the LD signal. The number of averages used is controlled through LD_DIG_PREC. Therefore, when the VCO is frequency locked, LD is high. When the VCO frequency is not locked, LD may pulse high or exhibit periodic behavior.

By default, the internal lock detect signal is made available on the LD terminal. Register bits MUX_CTRL_n can be used to control a multiplexer to output other diagnostic signals on the LD output. The LD control signals are shown in Table 18. Table 19 shows the LD Control Signal Mode settings.

Table 18. LD Control Signals

ADJUSTMENT	REGISTER BITS	BIT ADDRESSING
Lock detect precision	LD_ANA_PREC_0	Reg4B19
Unlock detect precision	LD_ANA_PREC_1	Reg4B20
LD averaging count	LD_DIG_PREC	Reg4B24
Diagnostic output	MUX_CTRL_n	Reg6B[18..16]

Table 19. LD Control Signal Mode Settings

CONDITION	RECOMMENDED SETTINGS
Integer mode	LD_ANA_PREC_0 = 0 LD_ANA_PREC_1 = 0 LD_DIG_PREC = 0
Fractional mode	LD_ANA_PREC_0 = 1 LD_ANA_PREC_1 = 1 LD_DIG_PREC = 0

LO DIVIDER

The LO divider is shown in Figure 68. It frequency divides the VCO output. Only one of the dividers operates at a time, and the appropriate output is selected by a mux. DIVn bits are controlled through LO_DIV_SEL_n. The output is buffered and provided on output pins LO_n_OUT_P and LO_n_OUT_N. Outputs are phase-locked but not phase-matched. The output level is controlled through BUFOUT_BIAS.




Figure 68. LO Divider

LO_DIV_IB determines the bias level for the divider blocks. The SPEEDUP control is used to bypass a stabilization resistor and reach the final bias level faster after a change in the divider selection. SPEEDUP should be disabled during normal operation.

POWER-SUPPLY DISTRIBUTION

Power-supply distribution for the TRF3765 is shown in [Table 20](#). Proper isolation and filtering of the supplies are critical for low phase noise operation of the device. Each supply pin should be supplied with local decoupling capacitance and isolated with a ferrite bead.

Table 20. Power-Supply Distribution

PIN	SUPPLY	BLOCKS
2	VCC_DIG	Fractional divider
		N-Divider
7	VCC_DIV	LO_OUT buffers
		LO 1/2/4/8 divider
20	VCC_TK	VCO tank
21	VCC_OSC	VCO bias
27	VCC_CP	Charge pump
28	VCC_PLL	4WI
		LD
		Prescaler
		REF_IN buffer
		ISource
		RF-Divider
	R-Divider	

APPLICATION SCHEMATIC

Figure 69 illustrates a typical application schematic for the TRF3765. Table 21 lists the pin termination requirements and interfacing for the circuit.




Figure 69. TRF3765 Application Schematic

Table 21. Pin Termination Requirements and Interfacing

PIN	NAME	DESCRIPTION
3	DATA	4WI data input: digital input, high impedance
4	CLOCK	4WI clock input: digital input, high impedance
5	STROBE	4WI latch enable: digital input, high impedance
6	READBACK	Readback output; digital output pins can source or sink up to 8 mA of current
9 through 16	LO_OUT	Local oscillator output: open-collector output. A pull-up resistor is required, normally ac-coupled. Any unused output differential pairs may be left open.
18	EXTVCO_IN	External local oscillator input: high impedance, normally ac-coupled
19	EXTVCO_CTRL	Power-down control pin for optional external VCO; digital output pins can source or sink up to 8 mA of current
30	REF_IN	Reference clock input: high impedance, normally ac-coupled
32	LD	Lock detector digital output, as configured by MUX_CTRL; digital output pins can source or sink up to 8 mA of current

APPLICATION LAYOUT

Layout of the application board significantly impacts the analog performance of the TRF3765 device. Noise and high-speed signals should be prevented from leaking onto power-supply pins or analog signals. Follow these recommendations:

1. Place supply decoupling capacitors physically close to the device, on the same side of the board. Each supply pin should be isolated with a ferrite bead.
2. Maintain a continuous ground plane in the vicinity of the device and as return paths for all high-speed signal lines. Place reference plane vias or decoupling capacitors near any signal line reference transition.
3. The pad on the bottom of the device must be electrically grounded. Connect GND pins directly to the pad on the surface layer. Connect the GND pins and pad directly to surface ground where possible.
4. Power planes should not overlap each other or high-speed signal lines.
5. Isolate REF_IN routing from loop filter lines, control lines, and other high-speed lines.

See [Figure 70](#) for an example of critical component layout (for the top PCB layer).






Figure 70. Layout of Critical TRF3765 Components

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (November 2011) to Revision C	Page
<ul style="list-style-type: none"> • Changed Reference Oscillator Parameters, <i>Reference input impedance</i> parameter rows in Electrical Characteristics table 3 	
<hr/>	
Changes from Revision C (December 2011) to Revision D	Page
<ul style="list-style-type: none"> • Changed the Description of Bit25 and Bit26 in Register 6 29 • Changed the Description of Bit27 and Bit28 in Register 6 29 • Changed the Bit Name of Bit31 From: DIV_MUX_BIAS_OVRT To: DIV_MUX_BIAS_OVRD in Register 6 29 • Changed VCC_OSC From: +3.3V/5.0V To: +3.3V, and VCC_TK From: +3.3V To: +3.3V/5.0V in Figure 69 41 	

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TRF3765IRHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TRF3765 IRHB	
TRF3765IRHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TRF3765 IRHB	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRF3765IRHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRF3765IRHBR	VQFN	RHB	32	3000	350.0	350.0	43.0

GENERIC PACKAGE VIEW

RHB 32

VQFN - 1 mm max height


5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224745/A



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:18X



SOLDER MASK DETAILS

4223442/B 08/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sl原因271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 33:
 75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 SCALE:20X

4223442/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司