

TSU6111

ZHCS398-SEPTEMBER 2011

具有阻抗检测功能的 SP2T 开关 支持 USB、UART 微型 USB 开关

查询样品: TSU6111

特性

- 双 SP2T
 - USB 和UART路径支持 USB 2.0高速接口
- 智能检测
 - 插入/拔出检测
 - USB 充电器检测
 - 阻抗检测
 - 检测功能与CEA-936A
 兼容 (4线协议, UART接口)
- 充电器检测
 - 与 USB BCDv1.1 兼容
 - VBUS 检测
 - 数据接触检测
 - 一级和二级检测
- 兼容附件
 - USB 电缆
 - UART 线缆
 - USB 充电器 BCDv1.1
- 附加特性
 - 与主机处理器的I²C 接口
 - 支持在制造中 (JIG, BOOT)使用的控制信号
 - 配件连接、断开中断
- 最大电压
 - 28v VBUS 等级
- 控制输入符合 1.8 V 逻辑要求
 - 2000-V 人体模式 (A114-B, Class II)
 - 1000 V 充电器件模型(C101)
- ▶ ESD 性能 DP/DM/ID/VBUS 接 GND
 - ±8kV 接触放电 (IEC 61000-4-2)
- 在 VBUS/DP/DM上的电涌保护
 - 无外部组件的USB连接器引脚

应用


- 手机与智能电话
- 平板电脑
- 数码相机与摄像机
- 全球卫星定位(GPS)导航系统
- 支持USB/UART的微型USB接口

说明

TSU6111 支持阻抗检测的差分高性能自动SP2T开关。这个开关特有阻抗检测,这一功能能够检测通过DP和DM附件的多种配件。 充电器检测满足USB 充电器规范 v1.1。 V_{BUS_IN} 支持 28V 允差电压以避免外部保护。

这个设备通过附加的VBAT 或者VBUS_IN进行供电。

此开关有自动检测逻辑控制或者通过I²C 接口手动控制。当USB, UART JIG线缆在开发和制造期间被用来进行测试时,JIG和BOOT针脚启用。TSU6111 支持 开漏 JIG输出 (低电平有效)。





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TSU6111





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾


T _A	PACKAGE	PACKAGE ⁽²⁾ ORDERABLE PART NUMBER		TOP-SIDE MARKING
–40°C to 85°C	uQFN 0.4-mm pitch – RSV	Tape and Reel	TSU6111RSVR	ZTC

 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.


(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

BLOCK DIAGRAM

ZHCS398-SEPTEMBER 2011



SWITCH MATRIX



TEXAS INSTRUMENTS

ZHCS398-SEPTEMBER 2011

www.ti.com.cn

PIN FUNCTIONS

	PIN	1/0	DESCRIPTION			
NO.	NAME	I/O	DESCRIPTION			
1	DM_HOST	I/O	USB DM connected to host			
2	DP_HOST	I/O	USB DP connected to host			
3	TxD	I/O	UART Tx			
4	RxD	I/O	UART Rx			
5	VBAT	-	Connected to battery			
6	BOOT	0	BOOT mode out (push-pull)			
7	JIG	0	JIG detection (TSU6111 open-drain active low)			
8	VDDIO	0	I/O voltage reference			
9	INTB	0	Interrupt to host (push-pull)			
10	SCL	-	I2C clock			
11	SDA	I/O	I2C data			
12	GND		Ground			
13	VBUS_IN	-	VBUS connected to USB receptacle			
14	DM_CON	I/O	USB DM connected to USB receptacle			
15	DP_CON	I/O	USB DP connected to USB receptacle			
16	ID_CON	I/O	USB ID connected to USB receptacle			

SUMMARY OF TYPICAL CHARACTERISTICS

$T_A = 25^{\circ}C$	USB Path
Number of channels	2
ON-state resistance (r _{on})	8 Ω
ON-state resistance match (Δr_{on})	0.5 Ω
ON-state resistance flatness (ron(flat))	0.5 Ω
Turn-on/turn-off time (t _{ON} /t _{OFF})	95 μs/ 3.5 μs
Bandwidth (BW)	920 MHz
OFF isolation (O _{ISO})	–26 dB at 250 MHz
Crosstalk (X _{TALK})	–32 dB at 250 MHz
Leakage current (I _{IO(ON)})	50 nA

ZHCS398-SEPTEMBER 2011

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{BUS}	Supply voltage from USB connected	r	-0.5	28	V
V _{BAT}	Supply voltage from battery		-0.5	6.0	v
V _{DDIO}	Logic supply voltage		-0.5	4.6	V
V _{USBIO}	Switch I/O voltage range	USB Switch	-0.5	V _{BAT} +0.5	V
V _{UARTIO}	Switch I/O voltage range	UART Switch	-0.5	V _{BAT} +0.5	V
Ι _K	Analog port diode current		-50	50	mA
I _{SW-DC}	ON-state continuous switch curren	t	-60	60	mA
ISWPEAK	ON-state peak switch current		-150	150	mA
I _{IK}	Digital logic input clamp current	V _L < 0		-50	mA
I _{LOGIC_O}	Continuous current through logic c	-50	50	mA	
I _{GND}	Continuous current through GND		100	mA	
T _{stg}	Storage temperature range	-65	150	°C	

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

THERMAL IMPEDANCE RATINGS

				UNIT
θJA	Package thermal impedance	RSV package	184	°C/W



ELECTRICAL SPECIFICATION

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	MIN	MAX	UNIT
DIGITAL SIG	SNALS – I2C INTERFACE (SCL and S	SDA)			
V _{DDIO}	Logic and I/O supply voltage		1.65	3.6	V
V _{IH}	High-level input voltage		V _{DDIO} × 0.7	V _{DDIO}	V
V _{IL}	Low-level input voltage		0	$V_{DDIO} \times 0.3$	V
V _{OH}	High-level output voltage	$I_{OH} = -3 \text{ mA}$	$V_{\rm DDIO} \times 0.7$		V
V _{OL}	Low-level output voltage	I _{OL} = 3 mA		0.4	V
f _{SCL}	SCL frequency			400	kHz
JIG OUTPUT	(TSU6111 – OPEN-DRAIN OUTPUT,	ACTIVE LOW)			
V _{OL}	Low-level output voltage	I _{OL} = 10 mA, V _{BAT} = 3.0 V		0.5	V
INTB AND B	OOT (PUSH-PULL OUTPUT)				
V _{OH}	High-level output voltage	$I_{OH} = -4 \text{ mA}$, $V_{DDIO} = 1.65 \text{ V}$	1.16		V
V _{OL}	Low-level output voltage	$I_{OL} = 4 \text{ mA}$, $V_{DDIO} = 1.65 \text{ V}$		0.33	V
TOTAL SWIT	TCH CURRENT CONSUMPTION				
I _{DD(Standby)}	V _{BAT} Standby current consumption	$V_{BUS_{IN}} = 0 V$, Idle state		30	μA
I _{DD(Operating)}	V _{BAT} Operating current consumption	V _{BUS_IN} = 0 V, USB switches ON		75	μA

ELECTRICAL CHARACTERISTICS⁽¹⁾

VBAT = 3 V to 4.4 V, VDDIO = 2.8 V, TA = -40°C to 85°C (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG	SWITCH			-i			
V _{USBIO}	Analog signal range			0		V_{BAT}	V
r _{ON}	ON-state resistance DM_HT, DP_HT, DM_CON, DP_CON		$V_I = 0 V$ to 3.6 V, $I_O = -2 mA$, $V_{BAT} = 3.0 V$		8	15	Ω
∆r _{ON}	ON-state resistance match between channels	DM_HT, DP_HT, DM_CON, DP_CON	$V_{I} = 0.4 \text{ V}, I_{O} = -2 \text{ mA}, V_{BAT} = 3.0 \text{ V}$		0.5	2	Ω
r _{ON(flat)}	ON-state resistance flatness	DM_HT, DP_HT, DM_CON, DP_CON	$V_{\rm I}$ = 0 V to 3.6 V, $I_{\rm O}$ = –2 mA, $V_{\rm BAT}$ = 3.0 V		0.5	2	Ω
I _{IO(OFF)}	V _I or V _O OFF leakage cur	rent			45	200	nA
I _{IO(ON)}	V _O ON leakage current		$\label{eq:VI} \begin{array}{l} V_{I} = OPEN, V_{O} = 0.3 \; V \; or \; 2.7 \; V, \\ V_{BAT} = 4.4 \; V, \; Switch \; ON \end{array}$		50	200	nA
DYNAMI	C		·				
t _{ON}	Turn-ON time	From receipt of I ² C ACK bit	$V_{I} \text{ or } V_{O} = V_{BAT}, R_{L} = 50 \Omega, C_{L} = 35 \text{ pF}$		95		μs
t _{OFF}	Turn-OFF time	From receipt of I ² C ACK bit	$V_{I} \text{ or } V_{O} = V_{BAT}, \text{ RL} = 50 \Omega, \text{ C}_{L} = 35 \text{ pF}$		3.5		μs
C _{I(OFF)}	V _I OFF capacitance		DC bias = 0 V or 3.6 V, f = 10 MHz, Switch OFF		4		pF
C _{O(OFF)}	V _O OFF capacitance		DC bias = 0 V or 3.6 V, f = 10 MHz, Switch OFF		7		pF
C _{I(ON)} , C _{O(ON)}	V_{I} , V_{O} ON capacitance		DC bias = 0 V or 3.6 V, f = 10 MHz, Switch ON		9		pF
BW	Bandwidth		$R_L = 50 \Omega$, Switch ON		920		MHz
O _{ISO}	OFF Isolation		f = 240 MHz, R_L = 50 Ω , Switch OFF		-26		dB
X _{TALK}	Crosstalk		f = 240 MHz, R_L = 50 Ω		-32		dB

(1) V_O is equal to the asserted voltage on DP_CON and DM_CON pins. V_I is equal to the asserted voltage on DP_HT and DM_HT pins. I_O is equal to the current on the DP_CON and DM_CON pins. I_I is equal to the current on the DP_HT and DM_HT pins.




GENERAL OPERATION

The TSU6111 will automatically detect accessories plugged into the phone via the mini/micro USB 5 pin connector. The type of accessory detected will be stored in I2C registers within the TSU6111 for retrieval by the host. The TSU6111 has a network of switches that can be automatically opened and closed base on the accessory detection. See the Table 1 for details of which switches are open during each mode of operation. For flexibility, the TSU6111 also offers a manual switching mode allowing the host processor to decide which switches should be opened and closed and execute the settings through the I²C interface.

STANDBY MODE

Standby mode is the default mode upon power up and occurs when no accessory has been detected. During this mode, the VBUS and ID lines are continually monitored through comparators to determine when an accessory is inserted. Power consumption is minimal during standby mode.



EYE DIAGRAM USB 2.0 HIGH SPEED



ACCESSORY ID DETECTION

If $V_{\text{BUS_IN}}$ is high and the attachment is not a charger, then determine the impedance on the ID pin. If $V_{\text{BUS_IN}}$ is low and an accessory is attached, then use an ADC for impedance sensing on the ID pin to identify which accessory is attached.

IMPEDANCE BUCKETS FOR EACH ACCESSORY

In order to implement ID detection, each accessory should contain below ID impedance resistor value which is 5% tolerance accuracy.

	DETECTED	RESISTOR	ADC	SWITCH	I STATE	FACTOR	RY CABLE
ACCCESSORY	IMPEDANCE	IMPEDANCE TOLERANCE		DP	/DM		DOOT
	ON ID	(%)	VALUE	USB	UART	JIG	BOOT
OTG	0	_	00000	ON	OFF	OFF	OFF
Send_End Button	2K	10%	00001	OFF	OFF	OFF	OFF
Audio Device Type 3	28.7K	5%	01110	OFF	OFF	OFF	OFF
Reserved Accessory #1	34K	5%	01111	OFF	OFF	OFF	OFF
Reserved Accessory #2	40.2K	5%	10000	OFF	OFF	OFF	OFF
Reserved Accessory #3	49.9K	5%	10001	OFF	OFF	OFF	OFF
Reserved Accessory #4	64.9K	5%	10010	OFF	OFF	OFF	OFF
Audio Device Type 2	80.27K	5%	10011	OFF	ON	OFF	OFF
Phone Powered Device	102K	5%	10100	OFF	ON	OFF	OFF
TTY Converter	121K	5%	10101	OFF	OFF	OFF	OFF
UART Cable	150K	5%	10110	OFF	ON	OFF	OFF
Type 1 Charger	200K	5%	10111	OFF	OFF	OFF	OFF
Factory Mode Cable - Boot Off USB	255K	5%	11000	ON	OFF	ON	OFF
Factory Mode Cable - Boot On USB	301K	5%	11001	ON	OFF	ON	ON
Audio/Video Cable	365K	5%	11010	OFF	OFF	OFF	OFF
Type 2 Charger	442K	5%	11011	OFF	OFF	OFF	OFF
Factory Mode Cable - Boot Off UART	523K	5%	11100	OFF	ON	ON	OFF
Factory Mode Cable - Boot On UART	619K	5%	11101	OFF	ON	ON	ON
Stereo Headset with Remote	1000.07K	10%	11110	OFF	OFF	OFF	OFF
Mono/Stereo Headset	1002K	10%	11110	OFF	OFF	OFF	OFF
No ID	_	_	11111	OFF	OFF	OFF	OFF
USB Standard Downstream Port	_	_	11111	ON	OFF	OFF	OFF
USB Charging Downstream Port	_	—	11111	ON	OFF	OFF	OFF
Dedicated Charging Port	_	_	11111	OFF	OFF	OFF	OFF

Table 1. Accessory ID and Switch States



Power-On Reset

When power (from 0 V) is applied to VBAT, an internal power-on reset holds the TSU6111 in a reset condition until V_{BAT} has reached V_{POR} . At that point, the reset condition is released, and the TSU6111 registers and I2C state machine initialize to their default states.

After the initial power-up phase, VBAT must be lowered to below 0.2 V and then back up to the operating voltage (V_{DDIO}) for a power-reset cycle.

Software Reset

The TSU6111 has software reset feature.

• Hold low both I²C_SCL and I²C_SDA more than 30ms will reset digital logic of the TSU6111.

After reset digital logic, INTB will keep low until INT_Mask bit of Control register (0x02) is cleared.



Figure 1. Software Reset



Standard I2C Interface Details

The bidirectional I^2C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I²C communication with this device is initiated by the master sending a START condition, a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 2). After the start condition, the device address byte is sent, MSB first, including the data direction bit (R/W). This device does not respond to the general call address. After receiving the valid address byte, this device responds with an ACK, a low on the SDA input/output during the high of the ACK-related clock pulse.




Figure 2. Definition of Start and Stop Conditions

The data byte follows the address ACK. The R/W bit is kept low for transfer from the master to the slave. The data byte is followed by an ACK sent from this device. Data are output only if complete bytes are received and acknowledged. The output data is valid at time (tpv) after the low-to-high transition of SCL, during the clock cycle for the ACK.

On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (START or STOP) (see Figure 3).




Figure 3. Bit Transfer

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 2).

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

A slave receiver that is addressed must generate an ACK after the reception of each byte. The device that acknowledges has to pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 4). Setup and hold times must be taken into account.






Figure 4. Acknowledgment on I²C Bus

Writes

Data is transmitted to the TSU6111 by sending the device slave address and setting the LSB to a logic 0 (see Figure 5 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. The next byte is written to the specified register on the rising edge of the ACK clock pulse.




Figure 6. Burst Data Write to Multiple Registers



Reads

www.ti.com.cn

The bus master first must send the TSU6111 slave address with the LSB set to logic 0. The command byte is sent after the address and determines which register is accessed. After a restart, the device slave address is sent again but, this time, the LSB is set to logic 1. Data from the register defined by the command byte then is sent by the TSU6111. Data is clocked into the SDA output shift register on the rising edge of the ACK clock pulse. See Figure 7.




Figure 9. Repeated Data Read from a Single Register - Split Mode

INSTRUMENTS

Texas

www.ti.com.cn




Figure 10. Burst Data Read from Multiple Registers – Split Mode

Notes (Applicable to Figure 5–Figure 10):

- SDA is pulled low on Ack. from slave or Ack. from master.
- Register writes always require sub-address write before first data byte.
- Repeated data writes to a single register continue indefinitely until Stop or Re-Start.
- Repeated data reads from a single register continue indefinitely until No Ack. from master.
- Burst data writes start at the specified register address, then advance to the next register address, even to the read-only registers. For these registers, data write appears to occur, though no data are changed by the writes. After register 14h is written, writing resumes to register 01h and continues until Stop or Re-Start.
- Burst data reads start at the specified register address, then advance to the next register address. Once register 14h is read, reading resumes from register 01h and continues until No Ack. from master.

I²C Register Map⁽¹⁾⁽²⁾⁽³⁾

ADD R	REGISTER	TYPE	RESET VALUE	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
01h	Device ID	R	00001010			Version	ID			Vendor ID	
02h	Control	R/W	xxx11111				Switch Open	Raw Data	Manual S/W	Wait	INT Mask
03h	Interrupt 1	R	00000000	OVP_OCP_ DIS	OCP_EN	OVP_EN	LKR	LKP	KP	Detach	Attach
04h	Interrupt 2	R	x0000000		OTP_EN	CONNE CT	Stuck_Key_RC V	Stuck_Key	ADC_Chang e	Reserved_Att ach	A/V_Charg ing
05h	Interrupt Mask 1	R/W	00000000	OVP_OCP_ DIS	OCP_EN	OVP_EN	LKR	LKP	KP	Detach	Attach
06h	Interrupt Mask 2	R/W	x0000000		OTP_EN	CONNE CT	Stuck_Key_RC V	Stuck_Key	ADC_Chang e	Reserved_Att ach	A/V_Charg ing
07h	ADC	R	xxx11111						ADC Value		
08h	Timing Set 1	R/W	00000000						Device \	Wake Up	
09h	Timing Set 2	R/W	00000000		Switch	ning Wait					
0Ah	Device Type 1	R	00000000	USG OTG	DCP	CDP	Carkit	UART	USG	Audio Type2	Audio Type1
0Bh	Device Type 2	R	00000000	Audio Type3	CHG A/V	TTY	PD	JIG_UART_ OFF	JIG_UART_ ON	JIG_USB_OF F	JIG_USB_ ON
0Ch	Button 1	R	00000000	7	6	5	4	3	2	1	Send_End
0Dh	Button 2	R	x0000000		Unknown	Error	12	11	10	9	8
13h	Manual S/W 1	R/W	000000xx	D	 Switching 			•			
14h	Manual S/W 2	R/W	xxxx00xx				•	BOOT_SW	JIG-ON		

Do not use blank register bits. Write "0" to the blank register bits. Values read from the blank register bits are not defined and invalid. (1) (2) (3)



Slave Address

	SIZE				DES	CRIPTION			
NAME (BITS) BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1						BIT 0			
Slave address	8	0	1	0	0	1	0	1	R/W

Device ID

Address: 01h Reset Value: 00001010 Type: Read

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0-2	Vendor ID	3	A unique number for vendor 010 for Texas Instruments
3-7	Version ID	5	A unique number for chip version 00001b for TSU6111

Control

Address: 02h Reset Value: xxx11111 Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	INT Mask	1	0: Unmask interrupt 1: Mask interrupt
1	Wait	1	0: Wait until host re-sets this bit(WAIT bit) high 1: Wait until Switching timer is expired
2	Manual S/W	1	0: Manual Switching 1: Automatic Switching
3	RAW Data	1	0: Report the status changes on ID to Host 1: Don't report the status changes on ID
4	Switch Open	1	0: Open all Switches 1: Automatic Switching by accessory status
5-7	Reserved		



Interrupt 1

Address: 03h Reset Value: 0000000 Type: Read and Clear

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	Attach	1	1: Accessory is attached
1	Detach	1	1: Accessory is detached
2	KP	1	1: Key press
3	LKP	1	1: Long key press
4	LKR	1	1: Long key release
5	OVP_EN	1	1: OVP enabled
6	OCP_EN	1	1: OCP enabled
7	OVP_OCP_DIS	1	1: OCP_OCP disabled

Interrupt 2

Address: 04h Reset Value:x0000000 Type: Read and Clear

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	A/V_Charging	1	1: Charger detected when A/V cable is attached
1	Reserved_Attach	1	1: Reserved Device is attached
2	ADC_Change	1	1: ADC value is changed when RAW data is enabled
3	Stuck_Key	1	1: Stuck Key is detected
4	Stuck_Key_RCV	1	1: Stuck Key is recovered
5	Connect	1	1: Switch is connected(closed)
6	OTP_EN	1	1: Over Temperature Protection enabled
7	Reserved		

TSU6111

Interrupt Mask 1

Address: 05h Reset Value:0000000 Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	Attach	1	0: Unmask Attach Interrupt 1: Mask Attach Interrupt
1	Detach	1	0: Unmask Key press Interrupt 1: Mask Detach Interrupt
2	KP	1	0: Unmask Key press Interrupt 1: Mask Key press Interrupt
3	LKP	1	0: Unmask Long key press Interrupt 1: Mask Long key press Interrupt
4	LKR	1	0: Unmask Long key release Interrupt 1: Mask Long key release Interrupt
5	OVP_EN	1	0: Unmask OVP_EN Interrupt 1: Mask OVP_EN Interrupt
6	OCP_EN	1	0: Unmask OCP_EN Interrupt 1: Mask OCP_EN Interrupt
7	OVP_OCP_DIS	1	0: Unmask OVP_OCP_DIS Interrupt 1: Mask OVP_OCP_DIS Interrupt

Interrupt Mask 2

Address: 06h Reset Value:x0000000 Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	A/V_Charging	1	0: Unmask A/V_Charging Interrupt 1: Mask A/V_Charging Interrupt
1	Reserved_Attach	1	0: Unmask Reserved_Attach Interrupt 1: Mask Reserved_Attach Interrupt
2	ADC_Change	1	0: Unmask ADC_Change Interrupt 1: Mask ADC_Change Interrrupt
3	Stuck_Key	1	0: Unmask Stuck_Key Interrupt 1: Mask Stuck_Key Interrupt
4	Stuck_Key_RCV	1	0: Unmask Stuck_Key_RCV Interrupt 1: Mask Stuck_Key_RCV Interrupt
5	Connect	1	0: Unmask Connect Interrupt 1: Mask Connect Interrupt
6	OTP_EN	1	0: Unmask OTP_EN Interrupt 1: Mask OTP_EN Interrupt
7	Reserved	1	

ADC Value

Address: 07h Reset Value: xxx11111 Type: Read

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0-4	AD value	5	ADC value read from ID
53-7	Reserved	3	

www.ti.com.cn

INSTRUMENTS

Texas



Timing Set 1

Address: 08h Reset Value: 0000000 Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0-3	Device Wake Up	4	Device wake up duration
4-7	Reserved	4	

Timing Set 2 Address: 09h

Reset Value: 00000000 Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0-3	Reserved	4	
4-7	Switching wait	4	Waiting duration before switching

Time Table⁽¹⁾ DEVICE WAKE UP SETTING VALUE SWITCHING WAIT 0000 50 ms 10 ms 0001 30 ms 100 ms 0010 150 ms 50 ms 0011 200 ms 70 ms 0100 300 ms 90 ms 0101 110 ms 400 ms 0110 500 ms 130 ms 0111 600 ms 150 ms 1000 700 ms 170 ms 1001 800 ms 190 ms 1010 900 ms 210 ms 1011 1000 ms _ 1100 _ _ 1101 _ _ 1110 _ _ 1111 _ _

(1) Maximum variation of these timing is ±20%

TEXAS INSTRUMENTS

www.ti.com.cn

Device Type 1

Address: 0Ah Reset Value: 00000000 Type: Read

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	Audio type 1	1	Audio device type 1
1	Audio type 2	1	Audio device type 2
2	USB	1	USB host
3	UART	1	UART
4	Carkit	1	Carkit Charger Type 1 or 2
5	CDP	1	Charging Downstream Port (USB Host Hub Charger)
6	DCP	1	Dedicated Charging Port
7	USB OTG	1	USB on-the-go device

Device Type 2

Address: 0Bh Reset Value:x0000000 Type: Read

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	JIG_USB_ON	1	Factory mode cable
1	JIG_USB_OFF	1	Factory mode cable
2	JIG_UART_ON	1	Factory mode cable
3	JIG_UART_OFF	1	Factory mode cable
4	PPD	1	Phone-powered device
5	TTY	1	TTY converter
6	A/V	1	A/V cable
7	Audio type 3	1	Audio device type 3

Button 1

Address: 0Ch Reset Value: 0000000 Type: Read and Clear

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	8	1	Send_End key is pressed
1	9	1	Number 1 key is pressed
2	10	1	Number 2 key is pressed
3	11	1	Number 3 key is pressed
4	12	1	Number 4 key is pressed
5	Error	1	Number 5 key is pressed
6	Unknown	1	Number 6 key is pressed
7	Reserved	1	Number 7 key is pressed



Button 2

Address: 0Dh Reset Value:x0000000 Type: Read and Clear

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0	Send_End	1	Number 8 key is pressed
1	1	1	Number 9 key is pressed
2	2	1	Number 10 key is pressed
3	3	1	Number 11 key is pressed
4	4	1	Number 12 key is pressed
5	5	1	Error key is pressed
6	6	1	Unknown key is pressed
7	7	1	

Manual S/W 1

Address: 13h Reset Value: 000000xx Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0-1	Unused	2	
2-4	D+ Switching	3	000: Open all switch 001: D+ is connected to D+ of USB port 010: Open all switch 011: D+ is connected to RxD of UART
5-7	D– Switching	3	000: Open all switch 001: D– is connected to D– of USB port 010: Open all switch 011: D– is connected to TxD of UART

Manual S/W 2

Address: 14h Reset Value: xxxx00xx Type: Read/Write

BIT NO.	NAME	SIZE (BITS)	DESCRIPTION
0-1	Unused	2	
2	JIG	1	TSU6111: 0: High Impedance 1: GND
3	BOOT	1	0: Low 1: High
4-7	Unused	4	



11-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TSU6111RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTC	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RSV 16


1.8 x 2.6, 0.4 mm pitch

GENERIC PACKAGE VIEW

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






RSV0016A



PACKAGE OUTLINE

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.




RSV0016A

EXAMPLE BOARD LAYOUT

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




RSV0016A

EXAMPLE STENCIL DESIGN

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司