


互补型开关场效应晶体管 (FET) 驱动器

查询样品: **UC1715-SP**

特性

- 单输入（脉宽调制 (PWM) 和晶体管-晶体管逻辑电路 (TTL) 兼容）
- 高电流功率 FET 驱动器，**1A** 拉电流 / **2A** 灌电流
- 辅助输出 FET 驱动器，**0.5A** 拉电流 / **1A** 灌电流
- 电源与独立可编程辅助输出间的时间延迟范围 **50ns** 至 **700ns**
- 针对每个输出可单独配置时间延迟或真正零电压运行
- 开关频率达到 **1MHz**
- 典型值为 **50ns** 的传播延迟
- **ENBL** 引脚激活 **220μA** 睡眠模式
- 睡眠模式中电源输出低电平有效
- 同步整流器驱动器



说明

UC1715 是一款被设计成为互补型开关提供驱动波形的高速驱动器。互补型开关配置通常用于同步整流电路和有源钳位/复位电路，它可提供零电压切换。为了便捷软开关转换，这个驱动器提供两个输出波形间的独立可编程延迟。此延迟引脚还具有真正零电压感测功能，这个功能可在采用零电压时实现相应开关的立即激活。这个器件的运行需要一个 PWM 类型输入，而且此器件可与常见的 PWM 控制器对接。

ORDERING INFORMATION⁽¹⁾

T _J	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	CFP (W)	5962-0052102VFA	5962-0052102VFA

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 2013, Texas Instruments Incorporated
English Data Sheet: **SLUSAU8**

DEVICE INFORMATION

PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
N/C	1, 7, 8, 9, 10, 12, 13	-	N/C pins are not bonded out. External connections will not affect device functionality.
V _{CC}	2	I	The V _{CC} input range is from 7 V to 20 V. This pin should be bypassed with a capacitor to GND consistent with peak load current demands.
PWR	3	O	The PWR output waits for the T1 delay after the INPUT's rising edge before switching on, but switches off immediately at INPUT's falling edge (neglecting propagation delays). This output is capable of sourcing 1-A and sinking 2-A of peak gate drive current. PWR output includes a passive, self-biased circuit which holds this pin active low, when ENBL ≥ 0.8 V regardless of V _{CC} 's voltage.
GND	4, 5	-	This is the reference pin for all input voltages and the return point for all device currents. It carries the full peak sinking current from the outputs. Any tendency for the outputs to ring below GND voltage must be damped or clamped such that GND remains the most negative potential.
AUX	6		The AUX switches immediately at INPUT's rising edge but waits through the T2 delay after INPUT's falling edge before switching. AUX is capable of sourcing 0.5-A and sinking 1-A of drive current. During sleep mode, AUX is inactive with a high impedance.
T2	11		This pin functions in the same way as T1 but controls the time delay between PWR turn-off and activation of the AUX switch. The resistor on this pin sets the charging current on internal timing capacitors to provide independent time control. The nominal voltage level at this pin is 3 V and the current is internally limited to 1 mA. The total delay from INPUT to output includes a propagation delay in addition to the programmable timer but since the propagation delays are approximately equal, the relative time delay between the two outputs can be assumed to be solely a function of the programmed delays. The relationship of the time delay vs. RT is shown in the Typical Characteristics curves.
INPUT	14	I	The input switches at TTL logic levels (approximately 1.4 V) but the allowable range is from 0 V to 20 V, allowing direct connection to most common IC PWM controller outputs. The rising edge immediately switches the AUX output, and initiates a timing delay, T1, before switching on the PWR output. Similarly, the INPUT falling edge immediately turns off the PWR output and initiates a timing delay, T2, before switching the AUX output. It should be noted that if the input signal comes from a controller with FET drive capability, this signal provides another option. INPUT and PWR provide a delay only at the leading edge while INPUT and AUX provide the delay at the trailing edge.
T1	15		A resistor to ground programs the time delay between AUX switch turn-off and PWR turn-on. The resistor on this pin sets the charging current on internal timing capacitors to provide independent time control. The nominal voltage level at this pin is 3 V and the current is internally limited to 1 mA. The total delay from INPUT to output includes a propagation delay in addition to the programmable timer but since the propagation delays are approximately equal, the relative time delay between the two outputs can be assumed to be solely a function of the programmed delays. The relationship of the time delay vs. RT is shown in the Typical Characteristics curves.
ENBL	16	I	The ENBL input switches at TTL logic levels (approximately 1.2 V), and its input range is from 0 V to 20 V. The ENBL input will place the device into sleep mode when it is a logical low. The current into V _{CC} during the sleep mode is typically 220 μA.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS^{(1) (2)}

over operating free-air temperature range (unless otherwise noted)

V _{CC}	Supply voltage		20 V
I _{OH}	Power driver	Continuous	-100 mA
		Peak ⁽³⁾	-1 A
	Auxiliary driver	Continuous	-100 mA
		Peak ⁽³⁾	-500 mA
I _{OL}	Power driver	Continuous	100 mA
		Peak ⁽³⁾	2 A
	Auxiliary driver	Continuous	100 mA
		Peak ⁽³⁾	1 A
V _I	Input voltage range (INPUT, ENBL)		-0.3 V to 20 V
T _J	Maximum operating junction temperature		150°C
T _{stg}	Storage temperature range		-65°C to 150°C
T _{lead}	Maximum lead temperature (soldering, 10 seconds)		300°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground. Currents are positive into, negative out of the specified terminal.
- (3) RMS drive current on any pin to be restricted to 672 mA.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		UC1715-SP	UNITS
		W	
		16 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	72.9	°C/W
θ_{JC}	Junction-to-case thermal resistance ⁽³⁾	8.25	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	43.4	

(1) 有关传统和新的热 度量的更多信息，请参阅 IC 封装热量度量应用报告， [SPRA953](#)。

(2) 在 JESD51-2a 描述的环境中，按照 JESD51-7 的指定，在一个 JEDEC 标准高 K 电路板上进行仿真，从而获得自然 对流条件下的结至环境热阻。

(3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳（顶部）的热阻。不存在特定的 JEDEC 标准测试，但 可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。

(4) 按照 JESD51-8 中的说明，通过 在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真，以获得结板热阻。

ELECTRICAL CHARACTERISTICS

$V_{CC} = 15\text{ V}$, $ENBL \geq 2\text{ V}$, $R_{T1} = 100\text{ k}\Omega$ from T1 to GND, $R_{T2} = 100\text{ k}\Omega$ from T2 to GND, $T_A = T_J = -55^\circ\text{C}$ to 125°C (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Overall					
V_{CC}		7		18	V
I_{CC} , nominal	$ENBL = 3\text{ V}$			25	mA
I_{CC} , sleep mode	$ENBL = 0.8\text{ V}$			300	μA
Power Driver (PWR)					
Pre turn-on PWR output, low	$V_{CC} = 0\text{ V}$, $I_{OUT} = 10\text{ mA}$, $ENBL \leq 0.8\text{ V}$			2	V
PWR output low, sat. (V_{PWR})	INPUT = 0.8 V , $I_{OUT} = 40\text{ mA}$			1	V
	INPUT = 0.8 V , $I_{OUT} = 100\text{ mA}$			1.5	
PWR output high, sat. ($V_{CC} - V_{PWR}$)	INPUT = 3 V , $I_{OUT} = -40\text{ mA}$			3	V
	INPUT = 3 V , $I_{OUT} = -100\text{ mA}$			3	
Rise time	$C_L = 2200\text{ pF}$			60	ns
Fall time	$C_L = 2200\text{ pF}$			60	ns
T1 delay, AUX to PWR ⁽¹⁾	INPUT rising edge, $R_{T1} = 10\text{ k}\Omega$, see ⁽²⁾	45		200	ns
T1 delay, AUX to PWR ⁽¹⁾	INPUT rising edge, $R_{T1} = 100\text{ k}\Omega$, see ⁽²⁾	250		1300	ns
PWR prop delay	INPUT falling edge, 50%, see ⁽³⁾			300	ns
Auxiliary Driver (AUX)					
AUX pre turn-on AUX output low (V_{PAUX})	$V_{CC} = 0\text{ V}$, $ENBL \leq 0.8\text{ V}$, $I_{OUT} = 10\text{ mA}$			2	V
AUX output low, sat. (V_{AUX})	$V_{IN} = 3\text{ V}$, $I_{OUT} = 40\text{ mA}$			1	V
	$V_{IN} = 3\text{ V}$, $I_{OUT} = 100\text{ mA}$			1.5	
AUX output high, sat. ($V_{CC} - V_{AUX}$)	$V_{IN} = 0.8\text{ V}$, $I_{OUT} = -40\text{ mA}$			3	V
	$V_{IN} = 0.8\text{ V}$, $I_{OUT} = -100\text{ mA}$			3	
Rise time	$C_L = 2200\text{ pF}$			60	ns
Fall time	$C_L = 2200\text{ pF}$			60	ns
T2 delay, PWR to AUX ⁽¹⁾	INPUT falling edge, $R_{T2} = 10\text{ k}\Omega$, see ⁽²⁾	45		130	ns
T2 delay, PWR to AUX ⁽¹⁾	INPUT falling edge, $R_{T2} = 100\text{ k}\Omega$, see ⁽²⁾	200		700	ns
AUX prop delay	INPUT rising edge, 50%, see ⁽³⁾			185	ns
Enable (ENBL)					
Input threshold				2.8	V
Input current, I_{IH}	$ENBL = 15\text{ V}$	-10		10	μA
Input current, I_{IL}	$ENBL = 0\text{ V}$	-15		15	μA
T1					
Current limit	$T1 = 0\text{ V}$	-2		-0.5	mA
Nominal voltage at T1		2.7		3.3	V
Minimum T1 delay	$T1 = 2.5\text{ V}$, see ⁽²⁾			80	ns
T2					
Current limit	$T2 = 0\text{ V}$	-2		-0.5	mA
Nominal voltage at T2		2.7		3.3	V
Minimum T2 delay	$T2 = 2.5\text{ V}$, see ⁽²⁾			80	ns
Input (INPUT)					
Input threshold				2.8	V
Input current, I_{IH}	$ENBL = 15\text{ V}$	-10		10	μA
Input current, I_{IL}	$ENBL = 0\text{ V}$	-20		20	μA

(1) The parameter is guaranteed to the limit specified by characterization, but not production tested.

(2) T1 and T2 delay is defined as the time between the 50% transition point of AUX (PWR) and the 50% transition point of PWR (AUX) with no capacitive load on either output.



(3) Propagation delays are measured from the 50% point of the input signal to the 50% point of the output signal's transition with no load on outputs.

TYPICAL CHARACTERISTICS



- T1 delay is defined from the 50% point of the transition edge of AUX to the 10% of the rising edge of PWR. T2 delay is defined from the 90% of the falling edge of PWR to the 50% point of the transition edge of AUX.
- Propagation delay times are measured from the 50% point of the input signal to the 10% point of the output signal's transition with no load on outputs.

Figure 1. Time Relationships

Figure 2. T1 Delay, T2 Delay vs. R_T Figure 3. I_{CC} vs Switching Frequency With No Load and 50% Duty Cycle $R_{T1} = R_{T2} = 50$ k Ω

TYPICAL CHARACTERISTICS (continued)






Figure 4. I_{CC} vs R_T With Opposite $R_T = 50\text{ k}\Omega$



**Figure 5. T1 Deadband vs. Temperature
AUX to PWR**



**Figure 6. T2 Deadband vs. Temperature
PWR to AUX**

TYPICAL APPLICATIONS




Figure 7. Typical Application With Timed Delays




Figure 8. Using the Timer Input for Zero-Voltage Sensing




Figure 9. Self-Actuated Sleep Mode With Absence of Input PWM Signal. Wake Up Occurs With First Pulse While Turn-Off is Determined by the (RTO CTO) Time Constant

TYPICAL APPLICATIONS (continued)




Figure 10. Using the UC1715 as a Complementary Synchronous Rectifier Switch Driver With N-Channel FETs




Figure 11. Synchronous Rectifier Application With Charge Pump to Drive High-Side N-Channel Buck Switch. V_{IN} is Limited to 10 V as V_{CC} Will Rise to Approximately $2V_{IN}$




Figure 12. Typical Forward Converter Topology With Active Reset Provided by the UC1714 Driving N-channel switch (Q1) and P-Channel Auxilliary Switch (Q2)

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-0052102VFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-0052102VF A UC1715W-SP
5962-0052102VFA.A	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-0052102VF A UC1715W-SP

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification only.
 - Falls within MIL STD 1835 GDFP2-F16

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2026，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月