













UCC24636

ZHCSES5A - MARCH 2016 - REVISED MARCH 2016

UCC24636 具有超低待机电流的同步整流器 (SR) 控制器


1 特性

- 针对 5V 至 24V 输出断续/转换模式反激转换器而优化的二次侧 SR 控制器
- 通过伏秒平衡控制实现最高整流器效率
- 兼容一次侧同步整流器 (PSR) 和二次侧同步整流器 (SSR) 反激控制器
- 110µA 超低待机电流消耗
- 通过自动检测待机模式禁用 SR 开关以降低无负载时的功耗
- SR 关断与 R_{DSON} 和寄生电感无关
- 工作频率高达 130kHz
- 宽 VDD 范围: 3.6V 至 28V
- 自适应栅极驱动钳位
- 开路和短路引脚故障保护

2 应用

- 智能手机和平板电脑的 AC/DC 适配器
- 带有 Type-C 连接器的 USB 充电器
- 笔记本电脑和超极本适配器
- 工业用开关模式电源 (SMPS) 中的高效率反激转换器
- 服务器和台式机中的高效率辅助电源 应用

简化电路原理图



3 说明

UCC24636 SR 是一款紧凑型 6 引脚二次侧同步整流器 MOSFET 控制器和驱动器,适用于在断续 (DCM)和转换模式 (TM)下工作的高效率反激转换器。与测量 SR MOSFET 漏极电压的传统 SR 控制器不同的是,UCC24636 采用伏秒平衡控制方案来确定 SR MOSFET 的关闭转换;因此,SR 导通时间与 MOSFET R_{DSON}、寄生电感或振铃无关,这在组件选择和 PCB 布局布线方面给予了设计人员更大的灵活性。该控制方法可为给定的 MOSFET 实现最长的 SR 导通时间和最高的整流器效率。


该控制器内置智能特性,可在检测到转换器中无负载运行时自动进入待机模式。在待机模式下,它会禁用 SR MOSFET 并将其偏置电源电流降至 110uA,从而进一步降低总体系统待机功耗。该控制器具有较宽的 VDD 工作电压范围,允许直接从控制器输出获取偏置电压以实现输出电压固定或可变的设计。这消除了主变压器对辅助绕组的需求,从而简化电路设计并降低成本。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
UCC24636	SOT23 (6)	2.92mm x 1.30mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

栅极驱动时序与 VDS 感测 SR 驱动器间的关系





\neg	\rightarrow
-	ملب
_	

1	特性1		8.3 Feature Description	10
2	应用1		8.4 Device Functional Modes	
3		9	Application and Implementation	20
4	修订历史记录		9.1 Application Information	20
5	Device Comparison Table		9.2 Typical Application	20
6	Pin Configuration and Functions		9.3 Do's and Don'ts	27
7	Specifications4	10	Power Supply Recommendations	27
′	7.1 Absolute Maximum Ratings	11	Layout	28
	7.2 ESD Ratings		11.1 Layout Guidelines	28
	7.3 Recommended Operating Conditions		11.2 Layout Example	29
	7.4 Thermal Information	12	器件和文档支持	30
	7.5 Electrical Characteristics 5		12.1 器件支持	30
	7.6 Timing Requirements		12.2 文档支持	30
	7.7 Typical Characteristics		12.3 商标	30
8	Detailed Description9		12.4 静电放电警告	30
•	8.1 Overview		12.5 Glossary	30
	8.2 Functional Block Diagram	13	机械、封装和可订购信息	30

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Original (December 2015) to Revision A


Page



5 Device Comparison Table

PART NUMBER	CCM DEAD TIME CONTROL	t _{OFF} (µs)	F _{SW(MAX)} (kHz)
UCC24636	No	4.35	130
UCC24630	Yes	2.5	200

6 Pin Configuration and Functions



Pin Functions

	PIN	VO ⁽¹⁾	DESCRIPTION
NO.	NAME	1/0(*)	DESCRIPTION
1	VPC	I	The Voltage during Primary Conduction pin is connected to a resistor divider from the SR MOSFET drain. This pin determines a sample of the primary-side MOSFET volt seconds during the primary ontime. This voltage programs a voltage controlled current source for the internal VPC ramp charging current.
2	VSC	I	The Voltage during Secondary Conduction pin is connected to a resistor divider from the power-supply output. This pin determines a sample of the secondary-side output voltage used to determine SR MOSFET conduction time. This voltage programs a voltage controlled current source for the internal VSC ramp charging current.
3	TBLK	_	TIME BLANK pin is used to select the blanking time of the VPC rising edge. A programmable range from 200 ns to 2 µs is available to prevent false detection of the primary on-time due to ringing during DCM operation.
4	DRV	0	DRIVE is an output used to drive the gate of an external synchronous rectifier N-channel MOSFET switching transistor, with source pin connected to GND.
5	GND	G	The GROUND pin is both the reference pin for the controller and the low-side return for the drive output. Special care should be taken to return all AC decoupling capacitors as close as possible to this pin and avoid any common trace length with analog signal return paths.
6	VDD	Р	VDD is the bias supply input pin to the controller. A carefully placed bypass capacitor to GND is required on this pin.

(1) P = Power, G = Ground, I = Input, O = Output, I/O = Input/Output



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{VDD}	Bias supply voltage, VDD	-0.3	30	V
I _{DRV}	Continuous gate current sink, DRV		50	mA
I _{DRV}	Continuous gate current source, DRV		-50	mA
I _{VPC}	Peak VPC pin current		-1.2	mA
V_{DRV}	Gate drive voltage at DRV	-0.3	Self-limiting	V
V _{VPC} , V _{VSC}	Voltage range, VPC, VSC	-0.3	4.5	V
TJ	Operating junction temperature range	-55	150	°C
T _L	Lead temperature 0.6 mm from case for 10 seconds		260	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	v

⁽¹⁾ JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{VDD}	Bias supply operating voltage	3.75	28	V
C_{VDD}	VDD bypass capacitor	0.22		μF
T_J	Operating junction temperature	-40	125	°C
V _{VPC} , V _{VSC}	Operating range	-0.3	2.2	V

7.4 Thermal Information

		UCC24636	
	THERMAL METRIC ⁽¹⁾	DBV (SOT23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	180	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	71.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	5.1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	13.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.



7.5 Electrical Characteristics

over operating free-air temperature, VDD = 12 V, $T_A = -40$ °C to 125°C, $T_A = T_J$ (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY INPUT	•				1	
I _{RUN}	Supply current, run	I _{DRV} = 0, run state, F _{SW} = 0 kHz		0.9	1.2	mA
I _{STBY}	Supply current, standby	I _{DRV} = 0, standby mode		110	160	μA
UNDER-VOLTA	GE LOCKOUT				1.	
V _{VDD(on)}	VDD turn-on threshold	V _{VDD} low to high	3.9	4	4.3	V
$V_{VDD(off)}$	VDD turn-off threshold	V _{VDD} high to low	3.3	3.6	3.7	V
DRV						
R _{DRVLS}	DRV low-side drive resistance	I _{DRV} = 100 mA		1	2	Ω
V _{DRVST}	DRV pull down in start-up	V _{DD} = 0 to 2 V, I _{DRV} = 10 μA			0.95	V
V _{DRCL}	DRV clamp voltage	V _{VDD} = 30 V	11	13	15	V
V _{PMOS}	Disable PMOS high-side drive	V _{DD} voltage to disable rail-to-rail drive, V _{DD} rising	9.3	10	10.5	V
V _{PMOS-HYS}	PMOS enable hysteresis	V _{DD} voltage hysteresis to enable rail to rail drive, V _{DD} falling	0.75	1	1.25	V
V _{DRHI}	DRV pull-up high voltage	V _{VDD} = 5 V, I _{DRV} = 15 mA	4.6	4.75	5	V
VSC INPUT						
V _{VSCEN}	SR enable voltage	V _{VSC} > V _{VSCEN} , V _{VSC} rising	250	300	340	mV
V _{VSC-HYS}	SR enable hysteresis	V _{VSC} falling		50		mV
V _{VSCDIS}	SR disable voltage		220	250	280	mV
I _{VSC}	Input bias current	V _{VSC} = 2 V	-0.25	0	0.4	μΑ
VPC INPUT						
V _{VPCEN}	SR enable voltage	V _{VPCEN} < V _{VPC}	345	400	450	mV
V _{VPCDIS}	VPC threshold to disable SR	V _{VPC} > V _{VPCDIS}	2.6	2.85	3.1	V
V _{VPC-TH}	Threshold of V _{VPC} rising edge	V _{VPC} = 0.95 V, V _{VPC-TH} = 0.85 x V _{VPC} previous cycle	0.76	0.808	0.86	V
V _{VPC-TH-CLP}	Clamp threshold of V _{VPC} rising edge	V _{VPC} = 2 V	0.9	1	1.1	V
I _{VPC}	Input bias current	V _{VPC} = 2 V	-0.25	0	0.4	μA
CURRENT EMU	JLATOR				1.	
		V_{VPC} = 1.25 V, t_{VPC} = 1 μ s, V_{VSC} = 1.25 V	3.97	4.17	4.35	
Potio	V /V	V_{VPC} = 1.25 V, t_{VPC} = 5 μ s, V_{VSC} = 1.25 V	3.95	4.17	4.37	
Ratio _{VPC_VSC}	K _{VPC} /K _{VSC}	V_{VPC} = 2 V, t_{VPC} = 1 μ s, V_{VSC} = 1.25 V	3.85	4.09	4.26	
		V _{VPC} = 1.25 V, t _{VPC} = 1 μs, V _{VSC} = 0.45 V	3.85	4.07	4.28	



Electrical Characteristics (continued)

over operating free-air temperature, VDD = 12 V, $T_A = -40$ °C to 125°C, $T_A = T_J$ (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN T	P MAX	UNIT
STANDBY (OPERATION				
n _{ENTO}	Number of switching cycles to enter standby operation during t _{ENTO}			64	
n _{EN}	Number of switching cycles to exit standby operation during $t_{\rm EN}^{(1)}$			32	
OVER TEM	PERATURE PROTECTION				
T _(STOP)	Thermal shutdown temperature	Internal junction temperature	1	65	°C

⁽¹⁾ The device exits standby operation as soon as n_{EN} occurs within t_{EN} .

7.6 Timing Requirements

over operating free-air temperature range, VDD = 12 V, $T_A = -40$ °C to 125°C, $T_A = T_J$ (unless otherwise noted)


	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
DRV					*	
	DDV/ high gide rice time	V_{VDD} = 12 V, C_L = 3.3 nF, V_{DRV} = 2 V to 8 V		27	54	20
t _R	DRV high-side rise time	$V_{VDD} = 5 \text{ V}, C_L = 3.3 \text{ nF}, V_{DRV} = 1 \text{ V to 4 V}$		50	100	ns
	DDV low side fall time	V_{VDD} = 12 V, C_L = 3.3 nF, V_{DRV} = 8 V to 2 V		20	54	20
t _F	DRV low-side fall time	$V_{VDD} = 5 \text{ V}, C_L = 3.3 \text{ nF}, V_{DRV} = 4 \text{ V to 1 V}$		15	50	ns
t _{DRVON}	Propagation delay to DRV High	V_{VPC} = 1 V to -0.05 V falling to DRV high, V_{VDD} = 12 V, V_{DRV} = 0 V to 2 V		80	160	ns
t _{DRVOFF}	Propagation delay to DRV Low	Test mode		65	95	ns
VPC INPU	Т					
t _{VPC-SPL}	VPC sampling time window		81	100	125	ns
	Minimum VPC pulse for SR DRV	$R_{TBLK} = 5 k\Omega$	169	203	239	ns
t _{VPC-BLK}	operation	$R_{TBLK} = 50 \text{ k}\Omega$	0.85	1.01	1.18	μs
SR ON CC	NTROL					
t _{SRONMIN}	SR minimum on time after VPC falling.		300	350	425	ns
t _{OFF}	SR off blanking time from DRV falling.		3.96	4.35	4.75	us
STANDBY	OPERATION					
t _{ENTO}	Time to disable SR operation, enter standby	Time to disable DRV	11.5	12.8	14.1	ms
t _{EN}	Time to enable SR operation, exit standby operation	Time to enable DRV ⁽¹⁾	2.3	2.56	2.82	ms

⁽¹⁾ The device exits standby operation as soon as n_{EN} occurs within $t_{\text{EN}}.$



7.7 Typical Characteristics

 V_{VDD} = 12 V, T_J = 25°C, unless otherwise noted.



TEXAS INSTRUMENTS

Typical Characteristics (continued)

 V_{VDD} = 12 V, T_J = 25°C, unless otherwise noted.




Figure 7. VPC-to-VSC Ramp-Gain Ratio vs VSC Voltage




Figure 8. VPC Blanking Time vs Temperature (Minimum Setting)




Figure 9. VPC Blanking Time vs Temperature (Maximum Setting)




Figure 10. DRV Minimum On Time vs Temperature




Figure 11. DRV Minimum Off Time vs Temperature




8 Detailed Description

8.1 Overview

The UCC24636 SR controller is targeted for flyback converters operating in DCM and TM modes of operation. The control method to determine SR on time is based on the volt-second balance principle of primary and secondary conduction volt-second product. In converters operating in DCM and TM, the secondary current always returns to zero in each cycle. The inductor charge voltage and time product is equal to the discharge voltage and time product. The device uses internal current ramp emulators to predict the proper SR on time based on voltage and time information on the VPC and VSC pins.

To achieve very low standby power in the converter, the UCC24636 has a standby mode of operation that disables the SR MOSFET drive and reduces the device bias current to I_{STBY}. The device monitors the average switching frequency of the converter to enter and exit the standby mode of operation, and is compatible with converters operating in burst mode or constant frequency in light-load mode.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Start Up and UVLO

The UCC24636 features a wide operating VDD range and low UVLO thresholds. The start up of the device is dependent on voltage levels on three pins: VDD, VPC and VSC. The VDD pin can be directly connected to the power supply output on converters from 5-V to 24-V nominal outputs. The start UVLO threshold is $V_{VDD(on)}$, 4.0 V typical, and stop threshold is $V_{VDD(off)}$, 3.6 V typical. The DRV output is not enabled unless the voltage on the VPC pin is greater than V_{VPCEN} for a time longer than $V_{VPC-BLK}$ and the voltage on the VSC pin is greater than V_{VSCEN} . Once the VDD, VSC and VPC voltage and time thresholds are met, there is an internal initialization time before the DRV output is enabled.

Refer to Figure 12 for a startup sequence that illustrates the timing sequence and configurable DRV output based on VDD level. In most converter designs, the conditions for the VPC and VSC voltage to enable the device are met before the VDD start-voltage threshold, this is reflected in the timing diagram. When VDD exceeds $V_{VDD(on)}$ UVLO threshold the device starts the initialization sequence of 150 μ s to 250 μ s illustrated as $t_{INITIALIZE}$. After the device initialization, there is a logic initialization of 20 μ s at which time V_{TBLK} is enabled (high). At VDD < V_{PMOS} the driver high-side PMOS device is enabled and the DRV peak will be close to VDD. When VDD exceeds V_{PMOS} the PMOS device is disabled and the driver is operating as a high-side NMOS only and DRV is approximately 1.2 V to 1.5 V lower than VDD. As VDD continues to increase, the DRV output is limited to V_{DRCL} regardless of VDD up to the recommended maximum rating.




Figure 12. Start-Up Operation



8.3.2 Volt-Sec SR Driver On-Time Control

Refer to the timing diagrams in Figure 13 for functional details of the UCC24636 volt-sec on-time control.




Figure 13. Operation in DCM



The UCC24636 uses the VPC and VSC pins to sense the SR MOSFET V_{DS} voltage and converter V_{OUT} voltage through resistor dividers. The information of V_{IN}/N_{PS} , t_{PRI} , and V_{OUT} can be obtained from the information on VPC and VSC pins. The SR MOSFET turn on is determined when the SR MOSFET body diode starts conducting and the VPC pin voltage falls to near zero; the SR MOSFET turn off is determined by the current emulator control ramps.

The UCC24636 volt-sec control generates the internal VPC ramp and VSC ramp to emulate the transformer Volt-Sec balancing as shown in Figure 13.

The secondary current discharge time, $t_{SEC\text{-DIS}}$ can be determined indirectly. The primary volt-sec ramp and secondary volt-sec ramp both start when VPC rises above $V_{VPC\text{-EN}}$ and $V_{VPC\text{-TH}}$. The charge currents for the VPC and VSC ramps are determined by the voltage on the VPC and VSC pins respectively.

When VPC is higher than $V_{VPC\text{-}EN}$ and $V_{VPC\text{-}TH}$ for t > $t_{VPC\text{-}BLK}$, the VPC pulse is qualified as a primary conduction pulse and the SR can be enabled on the VPC falling edge. The VPC ramp continues to rise until the VPC falling edge based on the real time voltage on the VPC pin and holds the peak for the cycle. The DRV output is turned on during the VPC falling edge near zero volts, and DRV is turned off when the VSC rising ramp crosses the VPC ramp held level.

Both VPC and VSC ramps are reset to zero on each VPC rising edge above the V_{VPC-FN} and V_{VPC-TH} thresholds.

To discriminate primary on-time pulses from DCM ringing, there are voltage and time criteria that must be satisfied on the VPC pin to enable the DRV output. $t_{VPC-BLK}$ can be adjusted through the resistor on TBLK pin.

At the rising edge of VPC when the voltage exceeds $V_{VPC\text{-}EN}$ and $V_{VPC\text{-}TH}$ the blanking time $t_{VPC\text{-}BLK}$ is initiated. At the end of $t_{VPC\text{-}BLK}$, the VPC voltage is sampled during $t_{VPC\text{-}SPL}$ window, which is 100 ns nominal. Also at the end of $t_{VPC\text{-}BLK}$, the DRV output can be enabled.

The VPC voltage sampled during $t_{VPC-SPL}$ determines the VPC dynamic threshold V_{VPC-TH} which is normally 85% of the sampled VPC voltage. The dynamic threshold provides the ability to reject the DCM ringing and detect the primary on-time. Noise immunity during the turn-on event of DRV at the falling edge of the VPC pin is enhanced by a minimum DRV on time of $t_{SRONMIN}$, which is 350 ns nominal.

During the falling edge of DRV, the t_{OFF} timer is initiated which inhibits turn on of the SR until t_{OFF} expires. This eliminates false turn on of DRV if the DCM ringing is close to ground.



The UCC24636 is designed to operate in a variety of flyback converter applications over a wide operating range. The internal volt-sec control ramps do have a dynamic range limit based on volt-sec on the VPC pin. As shown in Figure 14, a Volt-sec product exceeding 7 V- μ s on the VPC pin will result in saturation of the VPC volt-sec control ramp. Operation beyond this point results in a DRV on-time less than expected. For example, if $V_{VPC} = 0.5 \text{ V}$, t_{VPC} should be < 14 μ s, or if $V_{VPC} = 2.0 \text{ V}$, t_{VPC} should be < 3.5 μ s, to operate within the dynamic range of the device. Assuming a converter operating in transition mode at low line and full load with a 50% duty cycle, the operating period is 28 μ s which results in a frequency that is under 40 kHz. The UCC24636 low-frequency operating range extends to the standby mode threshold of 5 kHz; but each switching cycle V_{VPC} Volt-sec product should be less than 7 V_{VPC} .

The device can support switching frequencies exceeding 130 kHz but the following timing limits need to be confirmed to be compatible with the power train. The minimum primary on time when the device is expected to be active needs to be compatible with the minimum VPC blanking time $(t_{VPC-BLK})$ setting of 203 ns plus the sampling window $(t_{VPC-SPL})$ of 100 ns. The minimum secondary current conduction time should be greater than the minimum SR on time $(t_{SRONMIN})$ of 350 ns. The minimum time from the SR drive turn off until the next SR drive turn on should be greater than the SR minimum off time (t_{OFF}) of 4.35 μ s.




Figure 14. Ratio_{VPC VSC} vs VPC V-μs




Figure 15. SR Controller Components

(1)

(2)



Feature Description (continued)

Determining the VPC and VSC divider resistors is based on the operating voltage ranges of the converter and Ratio_{VPC-VSC} gain ratio. Referring to Figure 15, the following equation determines the VPC divider values.

For R_{VPC2} , a value of 10 k Ω is recommended for minimal impact on time delay, and low-resistor dissipation. A higher R_{VPC2} value reduces resistor divider dissipation but may increase the DRV turn-on delay due to the time constant of ~2 pF pin capacitance and divider resistance. A lower R_{VPC2} value can be used with the tradeoff of higher dissipation in the resistor divider. A factor of 10% over the VPC threshold, V_{VPCEN} , is shown in Equation 1 for design margin.

$$R_{VPC1} = \frac{\left[\left(\frac{V_{IN(min)}}{N_{PS}} + V_{OUT(min)} \right) - V_{VPCEN} \times 1.1 \right] \times R_{VPC2}}{V_{VPCEN} \times 1.1}$$

where

- V_{IN(min)} is the converter minimum primary bulk capacitor voltage.
- V_{OUT(min)} is the minimum converter output voltage in normal operation.
- V_{VPCEN} is the VPC enable threshold, use the specified maximum value.
- N_{PS} is the transformer primary to secondary turns ratio.

The operating voltage range on the VPC pin should be within the range of 0.45 V < V_{VPC} < 2.2 V. Referring to Figure 6, if V_{VPC} is greater than 2.3 V the linear dynamic range is exceeded and Ratio_{VPC_VSC} is reduced; in this condition the DRV on time is less than expected. If V_{VPC} is greater than 2.6 V for 500 ns, a fault is generated and DRV is disabled for the cycle, refer to Pin Fault Protection. To ensure the maximum voltage is within range

$$V_{\text{VPC(max)}} = \frac{\left(\frac{V_{\text{IN(max)}}}{N_{\text{PS}}} + V_{\text{OUT(max)}}\right) \times R_{\text{VPC2}}}{R_{\text{VPC4}} + R_{\text{VPC2}}}$$

where

confirm with Equation 2.

- V_{IN(max)} is the converter maximum primary bulk capacitor voltage.
- V_{OUT(max)} is the maximum converter output voltage at OVP.
- \bullet $\;\;$ N_{PS} is the transformer primary-to-secondary turns ratio.

The program voltage on the VSC pin is determined by the VPC divider ratio and the device's parameter $Ratio_{VPC_VSC}$. The current emulator ramp gain is higher on the VPC pin by the multiple $Ratio_{VPC_VSC}$, so the VSC resistor divider ratio is reduced by the same $Ratio_{VPC_VSC}$ accordingly. Determine the VSC divider resistors using Equation 3 below. To minimize resistor divider dissipation, a recommended range for R_{VSC2} is 25 k Ω to 50 k Ω . Higher R_{VSC2} values results in increasing offset due to VSC input current, I_{VSC} . Lower R_{VSC2} values increases the resistor divider dissipation. To ensure DRV turn off slightly before the secondary current reaches zero, 10% margin is shown for initial values. Use a nominal value of 4.15 for $Ratio_{VPC_VSC}$.

$$R_{VSC1} = \left[\left(\frac{\frac{R_{VPC1} + R_{VPC2}}{R_{VPC2}}}{R_{atio_{VPC_VSC}} \times 1.1} \right) - 1 \right] \times R_{VSC2}$$

where

• Ratio_{VPC_VSC} is the device parameter VPC and VSC gain ratio, use a value of 4.15. (3)



The operating voltage on the VSC pin should be within the range of 0.3 V < V_{VSC} < 2.2 V. Referring to Figure 7, if V_{VSC} is greater than 2.3 V, the linear dynamic range is exceeded and Ratio_{VPC_VSC} is increased; in this condition the DRV on time is more than expected, resulting in possible negative current conduction. To ensure the VSC voltage is within range, confirm with Equation 4 and Equation 5.

$$\frac{R_{VSC2}}{R_{VSC1} + R_{VSC2}} \times V_{OUT(min)} \ge 0.3V \tag{4}$$

$$\frac{R_{VSC2}}{R_{VSC1} + R_{VSC2}} \times V_{OUT(max)} \le 2.2V$$

where

- V_{OUT(min)} is the minimum converter output operating voltage of the SR controller.
- V_{OUT(max)} is the maximum converter output operating voltage of the voltage at OVP. (5)

Discrimination of ringing during DCM operation from valid primary on-time is achieved by a dynamic VPC rising threshold and programmable blanking time. The dynamic threshold V_{VPC-TH} is 85% typical ratio of the previous VPC pin peak voltage. Referring to Figure 13, the VPC pin voltage is sampled after the VPC voltage is greater than V_{VPC-TH} and V_{VPC-TH} for $t > t_{VPC-BLK}$. The function of the dynamic threshold V_{VPC-TH} is to reject the ringing in DCM operation from the primary conduction pulses. The dynamic threshold has an active range from the minimum V_{VPCEN} voltage to a maximum of 1-V clamp. The blanking time is programmable from 200 ns to 2 μ s in order to accommodate a variety of converter designs.

Refer to Figure 16 for guidance on selecting the blanking time. The blanking time should be selected as long as reasonable and still accommodate the minimum primary on-time at light-load condition and high-line voltage. In the high-line minimum load condition, select a blanking time that meets the following criteria (Equation 6) to accommodate tolerance of the blanking time and the t_{VPC-SPL} sampling time window.

$$t_{VPC-BLK} = (t_{PRI} \times 0.85) - 120 \text{ ns}$$
 (6)

For rejection of DCM ringing, the blanking time should be longer than the time that the ring is above the V_{VPC-TH} dynamic threshold, which is 85% of the minimum SR VDS peak voltage. Determine these criteria at low line and maximum load condition. It is recommended that the transformer turns ratio be selected such that the secondary reflected voltage is < 85% of $V_{IN(min)}$ bulk capacitor voltage at the highest load when DCM operation occurs at the low line input condition.

To determine the resistor value for $t_{VPC-BLK}$ use Equation 7 to select from a range of 200 ns to 2 μ s.

$$R_{TBLK} = \frac{t_{VPC-BLK} - 100 \text{ ns}}{18 \text{ pF}}$$

where

Additional discrimination for proper SR timing control is provided by the t_{OFF} function. Refer to Figure 13 for the timing details. After the DRV turn off, the DRV is inhibited from turning on again until the t_{OFF} timer expires. This protects against SR false turn on from SR V_{DS} DCM ringing below ground.






Figure 16. VPC Blanking Time Criteria



8.3.3 Standby Operation

To minimize power consumption at very light load and standby conditions, the UCC24636 disables the SR DRV output and enters a low current operating state. The criteria for operating in standby mode or normal operation are determined by the average frequency detected on the VPC pin. The frequency detection is compatible with burst mode operation or continuous low frequency FM operation. At start up the device is in normal operation to enable DRV to the SR MOSFET. If < 64 cycles occur in $t_{\rm ENTO}$,12.8 ms typical, the device disables the DRV output and enters low-current operating mode with bias current of $t_{\rm STBY}$. In standby mode the criteria to enter normal operating mode is when > 32 cycles occur within $t_{\rm EN}$, 2.56 ms typical. The device enters normal operation as soon as the 32 cycles occur to reduce the response time exiting standby operation. The average frequency of entering standby mode is 5 kHz typical, and the average frequency of exiting standby mode is 12.5 kHz typical. Refer to Figure 17 for an illustration of standby mode timing.




Figure 17. Standby Mode Operation



8.3.4 Pin Fault Protection

The UCC24636 controller includes fault protection in the event of open pin, shorted pin to ground and abnormal out of range operation.

8.3.4.1 VPC Pin Overvoltage

In the event that there is an abnormal high level on the VPC pin for a period beyond expected transformer leakage spike duration, the DRV output is disabled on a cycle-to-cycle basis. If the voltage on the VPC pin exceeds V_{VPCDIS} , 2.6 V minimum, for 500 ns the SR is not enabled until the next valid cycle.

8.3.4.2 VPC Pin Open

In the event of an open circuit VPC pin, the device defaults to a zero VPC input signal condition which results in disabling DRV operation.

8.3.4.3 VSC Pin Open

In the event of an open circuit VSC pin, the device defaults to a zero VSC input signal condition which results in disabling DRV operation.

8.3.4.4 TBLK Pin Open

In the event of an open circuit TBLK pin, the device disables DRV operation.

8.3.4.5 VPC and VSC Short to Ground

Since the VPC and VSC enable thresholds must be satisfied for DRV operation, DRV is inherently disabled.

8.3.4.6 TBLK Pin Short to Ground

A shorted TBLK pin results in a minimum setting for t_{VPC-BLK} blanking time.



8.4 Device Functional Modes

According to VDD voltage, VSC voltage, and VPC voltage and frequency, the device can operate in different modes.

8.4.1 Start-Up

During start-up when VDD is less than $V_{VDD(on)}$ the device is disabled. When VDD exceeds the $V_{VDD(on)}$ UVLO threshold the I_{DD} goes to I_{RUN} and the device begins the start sequence detailed in Start Up and UVLO.

8.4.2 Normal Operation

When VDD exceeds $V_{VDD(on)}$, the VPC voltage exceeds V_{VPC-EN} and V_{VPC-TH} , and the VSC voltage exceeds V_{VSCEN} the DRV output is active. If the switching frequency is above the standby criteria of > 5 kHz the device is in normal operation determining the DRV time based on volt-sec control. I_{DD} will be I_{RUN} .

1. The device operates in volt-sec control based on the VPC and VSC volt-sec control ramps.

8.4.3 Standby Operation

If the number of VPC pulses is less than n_{ENTO} , 64, during t_{ENTO} the device enters standby mode. DRV operation stops and most device functions are shut down. I_{DD} is I_{STBY} during standby operation. To exit standby mode the number of VPC pulses must exceed n_{EN} , 32, during t_{EN} . I_{DD} returns to I_{RUN} and the DRV output starts after the initialization time as outlined in Figure 12.

8.4.4 Conditions to Stop Operation

The following conditions can disable DRV operation; I_{DD} is I_{RUN} during these conditions.

- 1. VPC overvoltage: When $V_{VPC} > V_{VPCDIS}$ for >500 ns the DRV output is disabled for the cycle.
- 2. VSC undervoltage: When $V_{VSC} < V_{VSCEN}$, the DRV output is disabled.
- 3. VPC undervoltage: When V_{VPC}< V_{VPCEN}, the DRV output is disabled.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The UCC24636 is a high performance controller driver for N-channel MOSFET power devices used for secondary-side synchronous rectification. The UCC24636 is designed to operate as a companion device to a primary-side controller to help achieve efficient synchronous rectification in switching power supplies. The controller features a high-speed driver and provides appropriately timed logic circuitry that seamlessly generates an efficient synchronous rectification system. With its current emulator architecture, the UCC24636 has enough versatility to be applied in DCM and TM operation. The UCC24636 SR on-time adjustability allows optimizing for PSR and SSR applications. Additional features such as pin fault protection, dynamic VPC threshold sensing, and voltage sense blanking time and make the UCC24636 a robust synchronous controller.

9.2 Typical Application

9.2.1 AC-to-DC Adapter, 5 V, 15 W

This design example describes the design of a 15-W off-line flyback converter providing 5 V at 3-A maximum load and operating from a universal AC input. The design uses the UCC28740 AC-to-DC valley-switching primary-side controller in a DCM type flyback converter and achieves over 86% full-load efficiency with the use of the secondary side UCC24636 synchronous rectifier controller.

- The design requirements are detailed in Design Requirements
- The design procedure for selecting the component circuitry for use with the UCC24636 is detailed in Calculation of Component Values.
- Test results shown in Application Waveforms And Curves highlight the unique advantages of using the UCC24636.

www.ti.com.cn




Figure 18. AC-to-DC Charger: 5 V, 15 W



9.2.2 Design Requirements

For this design example, use the parameters listed in Table 1.

Table 1. Performance Specifications AC-to-DC Charger 5 V, 15 W

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
INPUT CH	ARACTERISTICS		<u>'</u>	-		
V _{ACIN}	Input voltage		90	115/230	265	VRMS
f _{LINE}	Frequency		47	50/60	64	Hz
V _{AC(uvlo)}	Brownout voltage	I _{OUT} = I _{OUT(nom)}		72		VRMS
V _{AC(run)}	Brownout recovery voltage			85		VRMS
I _{IN}	Input current	$V_{ACIN} = V_{ACIN(min)}, I_{OUT} = I_{OUT(nom)}$		335		mA
OUTPUT C	CHARACTERISTICS				,	
V _{OUT}	Output voltage	$V_{ACIN} = V_{ACIN(min)}$ to $V_{ACIN(max)}$, $I_{OUT} = 0$ to $I_{OUT(nom)}$	4.9	5.0	5.1	V
I _{OUT(nom)}	Nominal output current	$V_{ACIN} = V_{ACIN(min)}$ to $V_{ACIN(max)}$		3.0		Α
I _{OUT(min)}	Minimum output current	$V_{ACIN} = V_{ACIN(min)}$ to $V_{ACIN(max)}$		0		Α
ΔV_{OUT}	Output voltage ripple	$V_{ACIN} = V_{ACIN(min)}$ to $V_{ACIN(max)}$, $I_{OUT} = 0$ to $I_{OUT(nom)}$		80		mV
P _{OUT}	Output power	$V_{ACIN} = V_{ACIN(min)}, I_{OUT} = I_{OUT(nom)}$		15		W
SYSTEM C	CHARACTERISTICS				,	
η _{avg}	Average efficiency	V _{ACIN} = V _{ACIN(nom)} , I _{OUT} = 25%, 50%, 75%, 100% of I _{OUT(nom)}	85%	87%		
η _{10%}	10% Load efficiency	V _{ACIN} = V _{ACIN(nom)} , I _{OUT} = 10% of I _{OUT(nom)}	73.5%	82.5%		
P _{NL}	No load power	$V_{ACIN} = V_{ACIN(nom)}, I_{OUT} = 0$		14	22	mW



9.2.3 Calculation of Component Values




Figure 19. UCC24636 Circuit Design

For ease of understanding, Figure 19 is a modified version of Figure 15 where the component reference designators are the same as the schematic drawing of Figure 18.

9.2.3.1 VPC Input

For designs operating in constant current (CC) with low V_{OUT} , there are two cases to examine. At maximum power, $V_{IN(MIN)}$ will be lower but V_{OUT} is nominal. In constant current operation, V_{OUT} is the minimum but $V_{IN(MIN)}$ will be higher. Determine R9 for both conditions, and choose the lowest value.

For minimal power dissipation, select:

R21=10kΩ

Nominal V_{OUT}, maximum power, minimum V_{IN} case

$$R9 = \frac{\left[\left(\frac{V_{IN(min)}}{N_{PS}} + V_{OUT}\right) - V_{VPC_EN} \times 1.1\right] \times R21}{V_{VPC_EN} \times 1.1}$$

$$V_{OUT}=5 V$$

$$N_{PS} = 15$$

$$V_{IN(min)} = 65 \text{ V}$$

$$V_{VPC\ EN}$$
=0.45 V

$$R9 = 179 \text{ k}\Omega \tag{8}$$



Minimum V_{OUT} , constant current operation case

$$R9 = \frac{\left[\left(\frac{V_{IN(min)CC}}{N_{PS}} + V_{OUT(min)}\right) - V_{VPC_EN} \times 1.1\right] \times R21}{V_{VPC_EN} \times 1.1}$$

$$V_{OUT(min)} = 1.8 V$$

$$V_{IN(min)CC} = 89 V$$

$$R9 = 146 k\Omega$$

Select standard value based on 146 k Ω result.

(9)

With $R9 = 147 k\Omega$:

$$V_{VPC(max)} = \frac{\left(\frac{V_{IN(max)}}{N_{PS}} + V_{OUT(max)}\right) \times R21}{R9 + R21}$$

$$V_{VPC(max)} = 1.95 V$$
(10)

Therefore, V_{VPC} is within the recommended range of 0.45 V to 2.2 V.



9.2.3.2 VSC Input

The value of R23 is recommended to be with the range of 25 k Ω to 50 k Ω .

There is a 10% margin included for the initial value calculation of R11 to provide timing margin during initial operation verification.

$$R23 = 47 \text{ k}\Omega$$

$$R11 = \left[\left(\frac{R9 + R21}{R9} \right) - 1 \right] \times R23$$

$$R11 = 115 \text{ k}\Omega$$
(11)

With R11 = 115 $k\Omega$, the operating range of the VSC pin is:

$$V_{VSC(min)} = \left[\left(\frac{R23}{R11 + R23} \right) \right] \times V_{OUT(min)}$$

$$V_{VSC(min)} = 0.52 \text{ V}$$

$$V_{VSC(max)} = \left[\left(\frac{R23}{R11 + R23} \right) \right] \times V_{OUT(max)}$$

$$V_{VSC(max)} = 1.74 \text{ V}$$

$$(13)$$

Therefore, V_{VSC} is within the recommended range of 0.3 V to 2.2 V.

The UCC24636 SR timing can be optimized (SR on time increased) by increasing the R115 value after initial operation confirmation. The Ratio_{VPC_VSC} parameter has a positive tolerance of 5.3%. Using 1% divider resistors for VPC and VSC should allow reducing the 10% initial SR timing margin.

9.2.3.3 TBLK Input

The blanking time is set with resistor R22.

Select the blanking time to meet the following criteria based on 660-ns minimum primary on-time at high line.

$$t_{VPC-BLK} = (t_{PRI} \times 0.85) - 120 \text{ ns}$$

$$R22 = \frac{t_{VPC-BLK} - 100 \text{ ns}}{18 \text{ pF}}$$
 (14)

A value of R22 = 20 k Ω results in a blanking time of approximately 460 ns.

STRUMENTS

9.2.4 Application Waveforms And Curves




CH2 (Blue): Drain of synchronous rectifier Q1, 10V/Div

CH3 (Mag): V_{OUT}, 2V/Div

CH4 (Green): DRV signal to Q1, 10V/Div

Figure 20. DRV Timing at 115 VAC, 5 V, 3 A



CH2 (Blue): Drain of synchronous rectifier Q1, 10V/Div

CH3 (Mag): V_{OUT}, 2V/Div

CH4 (Green): DRV signal to Q1, 10V/Div

Figure 21. DRV Timing at 230 V_{AC}, 5 V, 3 A



CH2 (Blue): Drain of synchronous rectifier Q1, 10V/Div

CH3 (Mag): V_{OUT}, 2V/Div

CH4 (Green): DRV signal to Q1, 10V/Div

Figure 22. DRV Timing at 115 V_{AC} , 5 V, 300 mA




CH2 (Blue): Drain of synchronous rectifier Q1, 10V/Div

CH3 (Mag): V_{OUT}, 2V/Div

CH4 (Green): DRV signal to Q1, 10V/Div

Figure 23. DRV Timing at 115 V_{AC} , 1.8 V, 3.3 A






Figure 25. Output Voltage vs Output Current



9.3 Do's and Don'ts

- Do operate the device within the recommended operating maximum parameters. Consider output overvoltage conditions when determining stress.
- Do consider the guideline for setting the blanking time resistor value illustrated in Figure 16.
- Do not use the UCC24636 in CCM flyback converter designs. For CCM designs, use the UCC24630 with the CCM dead time control function.
- Do not use the UCC24636 in LLC converters as they can operate in CCM.
- · Do not add capacitance to the TBLK pin.
- Do not add significant external capacitance to the VPC pin as there will be increased delay of the signal. If filtering is necessary a recommended maximum capacitance is 15 pF with a lower resistor divider network value of 10 kΩ.

10 Power Supply Recommendations

The VDD operating range allows direct connection to converter outputs from 5 V to 24 V. Since the driver and control share the same VDD and ground, it is recommended to place a good quality ceramic capacitor as close as possible to VDD and GND pins. To reduce VDD noise and eliminate high-frequency ripple current injected from the converter output, it is recommended to place a small resistance of 2.2 Ω to 10 Ω between the converter output and VDD. The device can tolerate VDD rise times from 100 μ s to very long rise times typical of constant current chargers. The start-up sequence will always be as shown in Figure 12. VDD can be connected to an external bias to extend the device's operating range to be compatible with converter output voltages below 3.5 V or above 24 V.



11 Layout

11.1 Layout Guidelines

In general, try to keep all high current loops as short as possible. Keep all high current/high frequency traces away from other traces in the design. If necessary, high-frequency/high-current traces should be perpendicular to signal traces, not parallel to them. Shielding signal traces with ground traces can help reduce noise pick up. Always consider appropriate clearances between the high-voltage connections and any low-voltage nets.

11.1.1 VDD Pin

The VDD pin must be decoupled to GND with good quality, low ESR, low ESL ceramic bypass capacitors with short traces to the VDD and GND pins. To eliminate high-frequency ripple current in the SR control circuit, it is recommended to place a small value resistance of 2.2 Ω to 10 Ω between VDD and the converter output voltage.

11.1.2 VPC Pin

The trace between the resistor divider and the VPC pin should be as short as possible to reduce/eliminate possible noise coupling. The lower resistor of the resistor divider network connected to the VPC pin should be returned to GND with short traces. Avoid adding any significant external capacitance to the VPC pin so that there is no delay of signal. If filtering is necessary a recommended maximum capacitance is 15 pF with a lower resistor divider network value of 10 k Ω . Avoid high dV/dt traces close to the VPC pin and connection trace such as the SR MOSFET drain and DRV output.

11.1.3 VSC Pin

The trace between the resistor divider and the VSC pin should be as short as possible to reduce/eliminate possible noise coupling. The lower resistor of the resistor divider network connected to the VSC pin should be returned to GND with short traces. External capacitance can be added to the VSC pin for noise filtering. The maximum capacitance consideration is a time constant of the capacitor and the resistor divider resistance that is less than 1/4 the minimum rise time of the converter output during startup. Avoid high dV/dt traces close to the VSC pin and connection trace such as the SR MOSFET drain and DRV output.

11.1.4 GND Pin

The GND pin is the power and signal ground connection for the controller. The effectiveness of the filter capacitors on the signal pins depends upon the integrity of the ground return. Place all decoupling capacitors as close as possible to the device pins with short traces. The device ground and power ground should meet at the output bulk capacitor's return. Try to ensure that high frequency/high current from the power stage does not go through the signal ground.

11.1.5 TBLK Pin


The programming resistor is placed on TBLK to GND, with short traces. The value may have to be adjusted based on the time delay required. Avoid high dV/dt traces close to the TBLK pin and connection trace such as the SR MOSFET drain and DRV output.

11.1.6 DRV Pin

The track connected to DRV carries high dv/dt signals. Minimize noise pickup by routing the trace to this pin as far away as possible from tracks connected to the device signal inputs, VPC, VSC, and TBLK.



11.2 Layout Example





12 器件和文档支持

12.1 器件支持

12.1.1 器件命名规则

12.1.1.1 术语定义(用于设计示例)

- V_{IN(min)} = 65V: 最高功率时转换器一次侧大容量电容的最低电压
- V_{IN(min)CC} = 89V: CC 工作模式下 V_{OUT(min)} 时转换器一次侧大容量电容的最低电压
- V_{IN(max)} = 370V:转换器一次侧大容量电容的最高电压
- V_{OUT(min)} = 1.8V: UCC24636 的最低转换器输出工作电压
- V_{OUT(max)} = 6V: UCC24636 的最高转换器输出工作电压
- V_{VPC EN} = 0.45V: 同步整流器使能电压
- V_{VPC(max)} = 2.2V: VPC 的最高线性工作电压
- N_{PS} = 15: 变压器一次侧绕组与二次侧绕组匝数比
- Ratio_{VPC VSC} = 4.15: 电流模拟器增益 K_{VPC}/K_{VSC}
- t_{VPC BLK}: 保证同步整流器正常工作的最少 VPC 脉冲

12.2 文档支持

12.2.1 相关文档

相关文档请参见以下部分:

- 《使用 UCC24636EVM 二次侧同步整流器控制器二极管替代产品演示板》(文献编号: SLUUBE7)
- 《UCC24636 设计计算器》(文献编号: SLUC604)
- 《UCC24630 具有超低待机电流的同步整流控制器》(文献编号: SLUSC82)
- 《UCC28740 具有光电耦合器反馈的恒压、恒流反激控制器(文献编号: SLUSBF3)

12.3 商标

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC24636DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U636	Samples
UCC24636DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	U636	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司